



IQS391 Device Datasheet

Haptics LRA driver with internal H-bridge and H-bridge protections.

Offers configuration and control options via I²C, or direct control via PWM and direction pin inputs.

1 Device Overview

The IQS391 is a haptics driver capable of driving Linear Resonant Actuator (LRA) motors. The device implements an I²C mode for single-byte waveform configuration. The I²C mode features a closed-loop autoresonance algorithm. The autoresonance algorithm matches the resonant frequency of the driven motor in real time. The PWM mode accepts an external Pulse Width Modulated (PWM) signal and a motor drive direction. Both modes implement automatic power mode management and an ultra-low power mode.

1.1 Main Features

- > I²C Mode:
 - I²C interface Up to Fast Mode Plus (1 MHz)
 - Selectable I²C address
 - Single-byte waveform configuration
 - Fire-and-forget interface
 - Trigger haptic pulse either through I²C or with an input pin
 - Real-time closed-loop autoresonance
 - Internal or external H-bridge
 - Selectable LRA drive frequency
- > PWM Mode:
 - Direction and direct PWM input
- > Select between modes using input pin
- > Internal H-bridge protections
- > Ultra-low power mode
- > Automatic power mode management
- > Design simplicity:
 - PC software for configuration and debugging
- > Supply Voltage: 1.71 V to 3.6 V
- \rightarrow QFN20 Package (3 \times 3 \times 0.55 mm) 0.4 mm pitch

1.2 Applications

- > Mouse wheel scrolling feedback
- > Trackpads
- > Doorbells and keypads



QFN20 Package





1.3 Block Diagram




Figure 1.2: IQS391 Block Diagram

2 Usage Disclaimer

NOTWITHSTANDING ANYTHING TO THE CONTRARY IN THIS DOCUMENT OR IN ANY OTHER AGREEMENT, CUSTOMER ACKNOWLEDGES THAT THE PRODUCTS ARE PROVIDED WITHOUT ANY WARRANTY OF NON-INFRINGEMENT, AND THAT IF ANY LICENSE OR RIGHT IS REQUIRED TO BE OBTAINED FROM ANY THIRD PARTY, THIS RESPONSIBILITY SHALL REST SOLELY WITH CUSTOMER.





Contents

1	1.1 1.2 1.3	Main Features
2	Usag	e Disclaimer 2
3	Hardv 3.1	ware Connections5QFN20 Pinout53.1.1 I²C Mode53.1.2 PWM Mode6Reference Schematics7
4	4.1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.10	Absolute Maximum Ratings General Operating Conditions Recommended Operating Conditions H-Bridge Specifications ESD Rating Reset Levels MCLR Pin Levels and Characteristics Digital I/O Characteristics 12°C Characteristics Current Consumption 88 88 88 88 88 88 88 88 88 88 88 88 8
5	LRA I	Drive Theory 12
6	Opera	ational Modes 13
7	Powe 7.1 7.2	r Management 14 Power States
8	_	Im Management 16 System Status 16 Reset 16 8.2.1 Hard Reset 16 8.2.2 Soft Reset 16
9		ACK Reset 16 Handling a Reset 16 Typical Usage 17





10	Haptic	· · · · · · · · · · · · · · · · · · ·	21
	10.1	99 1	21
	10.2		21
	10.3	· ·	21
		9 99	22
		10.3.2 Level Trigger Mode	22
	10.4	LRA Drive Frequency	23
	10.5	PWM Frequency	23
	10.6	Strict Failure	23
11	Haptic	Waveform Definition	24
12	Autor	esonance	25
12		Operation	
	12.2	Backoff	
			26
	12.0	Autoresonance out or range	_0
13	I ² C In	terface	27
	13.1	Address Selection	27
	13.2	Reserved Address	27
	13.3	Read	27
	13.4	Write	28
	13.5	Clock Stretching	28
14	PWM		29
	14.1		29
	14.2		29
	14.3	Over-temperature Protection	30
15	I ² C Me	emory Map	31
		Sinory map	٠.
16			32
	16.1	Ordering Code	32
	16.2	Top Marking	32
17			33
			33
		· ·	35
	17.3	Tape and Reel Specifications	36
Δ	Memo	ory Map Descriptions	37
	A.1	, it is a first a	37
	A.2		37
	A.3		38
	A.4		38
	A.5		38
	A.6		38
	A.7		39
	A.8	Waveform Description (0x3007)	39
В	Revisi	ion History	40



3 Hardware Connections

3.1 QFN20 Pinout

3.1.1 I²C Mode




Figure 3.1: QFN20 Pinout for I²C mode

Table 3.1: QFN20 Pin Descriptions for I²C mode

Pin	Name	Type ⁱ	Function	Description
2	MCLR	I		Master Clear (Reset)
3	SDA	I/O	I ² C	I ² C data
4	SCL	I/O	I ² C	I ² C clock
5	ADDR_SEL	I	GPIO	I ² C address selection
6	TRIG_HAPTICS	I	GPIO	Trigger haptics pin
7	VDD	Р	Power	Power supply input voltage
8	M+	I/O	H-Bridge	
9	M-	I/O	H-Bridge	
10	VSS	Р	Power	Analog/digital ground
11	MODE_SEL	I		Operating mode selection
	TAB	-	-	Thermal pad (floating). It is recommended to connect this to VSS
*	NC	-	-	Not Connected

ⁱ Pin Types: I = Input, O = Output, I/O = Input or Output, P = Power



3.1.2 PWM Mode




Figure 3.2: QFN20 Pinout for PWM mode

Table 3.2: QFN20 Pin Descriptions for PWM mode

Pin	Name	Type ⁱ	Function	Description
2	MCLR	I		Master Clear (Reset)
4	DIR	I	GPIO	Motor drive direction
5	PWM_IN	I	GPIO	PWM input
6	AUTO_WAKE	I	GPIO	Automatic wake-up from low power
7	VDD	Р	Power	Power supply input voltage
8	M+	I/O	H-Bridge	
9	M-	I/O	H-Bridge	
10	VSS	Р	Power	Analog/digital ground
11	MODE_SEL	I		Operating mode selection
14	VREG	Р	Power	Internally-regulated supply voltage
	TAB	_	-	Thermal pad (floating). It is recommended to connect this to VSS.
*	NC	_	-	Not Connected

ⁱ Pin Types: I = Input, O = Output, I/O = Input or Output, P = Power





3.2 Reference Schematics




Figure 3.3: I²C Mode Reference Schematic




Figure 3.4: PWM Mode Reference Schematic



4 Electrical Specifications

4.1 Absolute Maximum Ratings

Table 4.1: Absolute Maximum Ratings

Symbol	Rating	Min	Max	Unit
V _{DD}	Voltage applied at VDD pin (referenced to VSS)	-0.3	3.6	V
V _{IN}	Voltage applied to any other pin (referenced to VSS)	-0.3	$V_{DD} + 0.3$ (3.6 V max)	V
T _{stg}	Storage temperature	-40	85	°C
Tj	Junction temperature		125	°C

4.2 General Operating Conditions

Table 4.2: General Operating Conditions

Symbol	Parameter	Тур	Unit
F _{CLK}	Master clock frequency	14	MHz
V_{REG}	Internally-regulated supply output	1.53	V

4.3 Recommended Operating Conditions

Table 4.3: Recommended Operating Conditions

Symbol	Parameter	Min	Recommended	Max	Unit
V_{DD}	Standard operating voltage, applied at VDD pin	1.71		3.6	V
T _A	Operating free-air temperature	-20		85	°C
C_{VDD}	Recommended capacitor at VDD	C _{VREG}	$2 \times C_{VREG}$		μF
C _{VREG}	Recommended external buffer capacitor at VREG (ESR \leq 200 m Ω)	2.2 ⁱ	4.7	10	μF

¹ Absolute minimum allowed capacitance value is 1 μF, after taking derating, temperature, and worst-case tolerance into account. Please refer to AZD004 for more information regarding capacitor derating.

4.4 H-Bridge Specifications

Table 4.4: H-Bridge Specifications

Symbol	Parameter	Min	Nominal	Max	Unit
R_L	Load resistance at V _{DD} = 3.3 V		18		Ω
IL	Load current		150	200	mA
F _{LRA}	LRA drive frequency	100		300	Hz



4.5 ESD Rating

Table 4.5: ESD Rating

			Value	Unit
$V_{(ESD)}$	Electrostatic discharge voltage	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁱ	±2000	V

ⁱ JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.

4.6 Reset Levels

Table 4.6: Reset Levels

Para	meter	Min	Max	Unit
V _{DD}	Power-up (Reset trigger) - slope > 100 V/s	1.65		\/
	Power-down (Reset trigger) - slope < -100 V/s		0.9	V

4.7 MCLR Pin Levels and Characteristics

Table 4.7: MCLR Pin Characteristics

Para	meter	Min	Тур	Max	Unit
V_{IL}	MCLR input low level voltage	V _{SS} - 0.3		$0.25 \times V_{DD}$	V
V_{IH}	MCLR input high level voltage	$0.75 \times V_{DD}$		$V_{DD} + 0.3$	V
R _{PU}	MCLR pull-up equivalent resistor		210		kΩ
t _{Trig}	MCLR input pulse width – ensure trigger	250			ns




Figure 4.1: MCLR Pin Diagram





4.8 Digital I/O Characteristics

Table 4.8: Digital I/O Characteristics

Paran	neter	Test Conditions	Min	Max	Unit
\/	SDA & SCL output low voltage	$I_{sink} = 20 mA$		0.3	V
V _{OL}	GPIO output low voltage	$I_{sink} = 10 mA$		0.15	V
V_{OH}	Output high voltage	$I_{source} = 20 mA$	$V_{DD} - 0.2$		V
V_{IL}	Input low voltage		$V_{SS} - 0.3$	$0.3 \times V_{DD}$	V
V_{IH}	Input high voltage		$0.7 \times V_{DD}$	$V_{DD} + 0.3$	V
	Output current sunk by any GPIO pin			10	
I _{GPIO}	Output current sourced by any GPIO pin			20	mA
C _b	SDA & SCL bus capacitance			550	pF

4.9 I²C Characteristics

Table 4.9: I²C Characteristics

Parame	ter	Min	Max	Unit
f _{SCL}	SCL clock frequency		1000	kHz
t _{HD,STA}	Hold time (repeated) START condition	0.26		μs
t _{LOW}	LOW period of the SCL clock	0.5		μs
t _{HIGH}	HIGH period of the SCL clock	0.26		μs
t _{SU,STA}	Set-up time for a repeated START condition	0.26		μs
$t_{HD,DAT}$	Data hold time	0		ns
t _{SU,DAT}	Data set-up time	50		ns
t _{SU,STO}	Set-up time for STOP condition	0.26		μs
t _{BUF}	Bus free time between a STOP and START condition	0.5		μs
t _{SP}	Pulse duration of spikes suppressed by input filter	0	50	ns




Figure 4.2: I²C Timing Diagram





4.10 Current Consumption

ULP current consumption applies to both PWM mode and I^2C mode. Fast haptics current consumption applies to only I^2C mode.

In both modes, the current consumption while haptics is active is dominated by the choice of motor.

Table 4.10: Typical Current Consumption

	Current Consumption [μΑ]				
Power State	Idle	Haptics Active			
Fast Haptics	386	Motor Dependent			
ULP	1.0				





5 LRA Drive Theory

A Linear Resonant Actuator (LRA) is a spring-mass system. The mass is magnetic. A driving coil creates a magnetic field to exert force on the magnetic mass.

The coil must be driven with an Alternating Current (AC) voltage to create the magnetic field. When the frequency of this AC voltage matches the resonant frequency of the spring mass system, the maximum vibration force is exerted.

In the ideal case, the AC voltage is a pure sinusoid. The IQS391 approximates a pure sinusoid drive with a Pulse Width Modulated (PWM) drive signal. When the duty cycle of the PWM drive is varied sinusoidally, the average drive voltage follows a pure sinusoid.




Figure 5.1: PWM Drive Approximation

Figure 5.1 shows the PWM output drive in relation to the ideal sinusoid drive. T_h is the width of a single half cycle. For a 200 Hz motor, this would be $\frac{1}{2\times200}=2.5\,\mathrm{ms}$. The motor is driven in the forward direction for one half cycle and then in the reverse direction for one half cycle. This is repeated for the duration of the haptic pulse. The strength of vibration depends on the amplitude of the average sinusiodal drive. Since the amplitude of the average drive signal is directly related to the maximum duty cycle of the PWM drive, the vibration strength can be varied by changing the maximum duty cycle of the PWM drive signal.

It is difficult to vary the duty cycle of the PWM according to a pure sinusoid. For this reason, the IQS391 applies a further approximation to the PWM drive signal. Each half cycle of the sinusoidal modulation is approximated as three linearly interpolated segments. The first segment is linearly increasing, the second constant, and the third linearly decreasing. The IQS391 provides fine control over these segments. A detailed description of the configuration of these segments is given in Section 11.





6 Operational Modes

The IQS391 implements two distinct modes of operation. In I²C mode, the IQS391 generates the LRA drive signal based on a single-byte waveform definition. In PWM mode, the IQS391 accepts an external PWM signal and direction indication. These input signals are fed to the internal H-bridge, which drives the motor.

Both modes support LRA motors in the 100 – 300 Hz frequency range.

The mode is selected based on the state of the MODE_SEL pin directly after a cold boot or reset. When the MODE_SEL pin is grounded, the IQS391 will enter I²C mode. When the MODE_SEL pin is floating, the IQS391 will enter PWM mode.

Unless explicitly otherwise stated, all remaining sections of this document describe I^2C mode only. The I^2C memory map applies to I^2C mode only. PWM mode is described in Section 14.





7 Power Management

The IQS391 distinguishes between *power mode* and *power state*. The current power state depends on the selected power mode. A trigger haptics command will wake the device from any of its sleep states. When the *Haptics Active* bit in the *System Status* register is set, the IQS391 performs no sleep function.

7.1 Power States

Two states are possible:

- > Fast Haptics
- > Ultra Low Power (ULP)

In the ULP state, the lowest current consumption is achieved. The digital core and non-vital peripherals are powered off. M+ and M- are tri-stated. The IQS391 takes $300-400\,\mu s$ to wake from ULP. Thus, while in ULP, a haptic pulse will only start at least $300-400\,\mu s$ after a trigger haptics command is given.

In the Fast Haptics state, the digital core remains powered on. After a trigger haptics command, the haptics pulse begins significantly sooner than when the IQS391 is in the ULP power state.

The current power state is indicated in the *System Status* register.

7.2 Power Mode

There are three possible power modes:

- > Fast Haptics
- > Ultra Low Power (ULP)
- > Automatic

In Fast Haptics mode, the current power state is forced to 'Fast Haptics'. In ULP mode, the current power state is forced to 'ULP'.

Automatic mode allows the IQS391 to manage it's power state automatically, based on certain conditions. If either a trigger haptics command is given or the IQS391 is addressed on the I 2 C bus, the current power state will be set to 'Fast Haptics'. The IQS391 returns the power state to 'ULP' when the time specified in steps of 512 ms by the *Power Mode Timeout* setting in the *System Settings* register has passed. For example, a register value of '2' sets the timeout to 1024 ms. The power mode timeout is reset during haptics, when the IQS391 is addressed on the I 2 C bus and when the TRIG_HAPTICS pin is high. In all power modes, the IQS391 will not enter the ULP state if the TRIG_HAPTICS pin is high. In effect, the power mode is set to 'Fast Haptics'. These conditions are illustrated in Figure 7.1, where T_p shows the timeout.

The power mode and power mode timeout are set in the *System Settings* register.








Figure 7.1: In Figure 7.1a, the haptics is active when the TRIG_HAPTICS pin is low. The timeout is effective from the end of the haptics. In Figure 7.1b, the TRIG_HAPTICS pin is high after the haptics is finished. The timeout is effective from when the TRIG_HAPTICS pin goes low.





8 System Management

System management is the process of configuring, monitoring, and controlling the device. It is advised to follow the procedures in Sections 8.4 and 8.5.

8.1 System Status

The *System Status* register shows the current state of the device. It is recommended to monitor the system status by continuously reading the *System Status* register. The *System Status* register is read-only. Writing to the *System Status* register will have no effect.

8.2 Reset

The *Reset* bit in the *System Status* register will be set after a cold boot or if a device reset occurs. A device reset indicates either an error condition or that a deliberate power cycle has occurred. Under a reset condition, the master may still read and write to the device over I²C. However, a trigger haptics command will have no effect.

If the device resets, the settings in the memory map will revert to their default values. These default values are listed in the 'Default' column of the memory map in Section 15.

Section 8.3 describes the process of acknowledging and clearing the reset condition. Section 8.4 describes the recommended procedure for configuring the device from a reset condition.

8.2.1 Hard Reset

The IQS391 can be forced to reset at any time by pulling the MCLR pin low. Detailed specifications for this functionality are found in Section 4.7.

Please note the weak internal pull-up resistor connected to the MCLR pin. There is no need for an external pull-up.

8.2.2 Soft Reset

The IQS391 can be forced to reset by asserting the Soft Reset bit in the System Control register.

8.3 ACK Reset

The *Reset* bit in the *System Status* register is cleared when the *ACK Reset* bit in the *System Control* register is set by the master. After *ACK Reset* is set, both the *ACK Reset* and *Reset* bits will be cleared by the IQS391.

If the ACK Reset bit is asserted when the Reset bit is not set, the ACK Reset bit will be immediately cleared and no other action will be taken.

8.4 Handling a Reset

After a reset, the master controller should first clear the *Reset* bit in the *System Status* register by following Section 8.3 and then rewrite the desired settings to the memory map over I²C. Although it is possible to modify settings when the *Reset* bit is set, this is not a recommended order of control.



8.5 Typical Usage

Figure 8.1 shows a typical control sequence implementation. Note that the IQS391 has no events. The status of the device is obtained by polling it over I²C.

It is not required to continuously check for a reset. It is sufficient to perform the check before sending a trigger haptics command. A reset condition is not expected to occur. Therefore, in time-sensitive applications, the check for a reset can be done less frequently.




Figure 8.1: Typical Usage





9 H-Bridge

9.1 Settings

9.1.1 Slew Rate

The internal H-bridge has a slew rate-limiting function. This limits the slew rate of the PWM drive. Limiting the slew rate can help to reduce electromagnetic interference caused by the fast switching H-bridge drive signals.

The *Slew Rate Control* bit in the *H-Bridge Setup* register enables the slew rate function. When enabled, the *Slew Rate* setting selects the slew rate limit.

9.1.2 Drive Strength

The internal H-bridge is comprised of several drive stages. The *Drive Strength* setting in the *H-Bridge Setup* register controls which of these stages are active. The higher the *Drive Strength*, the more stages are active. The values in Table 4.4 are specified for a drive strength of '5'.

A drive strength of at least '1' is required for the H-bridge to function. Generally, the *Drive Strength* should be set to '5'.

9.1.3 Ground Inactive

When the *Ground Inactive* bit in the *H-Bridge Setup* register is set, both M+ and M- will be pulled to ground when the motor is not being driven and the IQS391 is not in the ULP power state. In combination with inverted patterns, this can help to brake the motor and provide a crisper feel to the haptic pulse.

9.2 Protections

The internal H-bridge is equipped with an over-temperature protection mechanism, which is controlled by the H-bridge hardware. If enabled, it will automatically disable the H-bridge drive.

The H-bridge protection is closely related to Section 10.6.

9.2.1 Over-temperature Protection

Over-temperature protection is enabled by setting the *Over-temperature Protection* bit in the *H-Bridge Setup* register. Over-temperature protection activates when the temperature of the device exceeds the temperature specified by the *Over-temperature Threshold* in the *Over-temperature Settings* register.

The *Hysteresis* bit enables one-way hysteresis for over-temperature detection. This ensures that the over-temperature protection activates cleanly when an over-temperature condition occurs. It is recommended to always have hysteresis enabled when using the over-temperature protection functionality.

Once tripped, the *Over-temperature* bit in the *System Status* register is set. The *Over-temperature* protection bit is cleared only when the *System Status* register is read over I²C.

9.2.2 Shoot-Through Protection

The device has Shoot-through protection which prevents direct shorting of VDD to GND when the H-bridge transistors are switching.





9.3 External H-Bridge Support


When the *External* bit in the *H-Bridge Setup* register is set, the IQS391 will output the drive signals for one half of an external H-bridge on the M+ and M- pins. The external H-bridge circuit must invert these signals to drive the opposite side of the H-bridge.


The reference circuit for the external H-bridge is shown in Figure 9.1. M+ and M- must be connected to the PWM1 and PWM2 nets. Note that the pulldown resistors are required to prevent shorting VMOT to GND during power on and when the IQS391 is in the ULP power state.

Autoresonance cannot be used when using an external H-bridge, as there is no way to measure the back-EMF of the motor. It is the responsibility of the master to ensure autoresonance is disabled when using an external H-bridge. There are no restrictions on any other waveform configuration settings.












Figure 9.1: External H-Bridge Circuit



10 Haptic Control and Monitoring

While a waveform is executing, the *Haptics Active* bit in the *System Status* register will be set. Waveform settings must only be modified when the *Haptics Active* bit is clear. Modifying waveform settings while a waveform is running may result in undefined behaviour.

10.1 Trigger Haptics Command

The currently active waveform is played when a trigger haptics command is given. A trigger haptics command can be given through I²C or by using input pin control.

A trigger haptics command issued while the *Haptics Active* bit is set will be ignored.

10.2 I²C Control

In I²C mode, a trigger haptics command is given by setting the *Trigger Haptics* bit in the *Haptic Control* register. The *Trigger Haptics* bit is cleared at the start of every waveform, regardless of how the waveform was triggered.

10.3 Input Pin Control

The TRIG_HAPTICS pin can be used to start and stop haptic pulses. When not controlling haptics, the pin must be pulled to ground. It is always required to hold the TRIG_HAPTICS pin high for at least 100 µs when using input pin control to start a haptic pulse.

The control type is chosen by selecting either 'Edge Trigger' or 'Level Trigger' in the *System Settings* register. In both cases, the TRIG HAPTICS pin can be used at any time to control the haptics.

Some time is required for the IQS391 to initialise and begin a haptic pulse. This startup delay is shown in Figure 10.1. When the IQS391 is in the ULP power state, the maximum value of T_s is 400 μ s. In the fast haptics power state, the maximum value of T_s is 100 μ s.




Figure 10.1: Start delay for haptics when using input pin control. The maximum T_s depends on the current power state on the rising edge of the TRIG_HAPTICS signal.





10.3.1 Edge Trigger Mode

Edge trigger mode is selected by clearing the *Trigger Mode* bit in the *System Settings* register. Edge trigger mode only affects the control of haptics with the TRIG_HAPTICS pin.

In edge trigger mode, holding the TRIG_HAPTICS pin high for $100\,\mu s$ when the haptics is not running will issue a trigger haptics command. A rising edge on the TRIG_HAPTICS pin while the haptics is running will immediately stop the haptics. There are no time conditions on the stop haptics rising edge, regardless of the power mode.

Figure 10.2 demonstrates the use of the TRIG_HAPTICS pin in edge trigger mode.




Figure 10.2: Using the TRIG_HAPTICS pin in edge trigger mode. In Figure 10.2a, the second rising edge comes when the haptics is still running. The haptics is stopped. In Figure 10.2b, the waveform finishes before each new rising edge. The rising edges trigger a new waveform.

10.3.2 Level Trigger Mode

Level trigger mode is selected by setting the *Trigger Mode* bit in the *System Settings* register. Level trigger mode only affects the control of haptics with the TRIG HAPTICS pin.

In level trigger mode, holding the TRIG_HAPTICS pin high for at least $100\,\mu s$ when the haptics is not running will issue a trigger haptics command. The haptics is stopped on the next falling edge of the TRIG_HAPTICS pin. A waveform can run to completion before the falling edge. If this occurs, the falling edge will have no effect.

Figure 10.3 demonstrates the use of the TRIG_HAPTICS pin in level trigger mode.








Figure 10.3: Using the TRIG_HAPTICS pin in level trigger mode. In Figure 10.3a, the falling edge comes when the haptics is running. The haptics is stopped. In Figure 10.3b, the waveform finishes before the falling edge.

The falling edge has no effect.

10.4 LRA Drive Frequency

The *LRA Frequency* register is used to set the frequency in Hertz (Hz) at which the duty cycle of the PWM output drive changes. It is also used to report the frequency measured by the autoresonance algorithm.

The LRA Frequency register should not be modified by the master while the Haptics Active bit in the System Status register is set. It can be read at any time.

10.5 PWM Frequency

The *PWM Frequency* register sets the frequency in Hertz (Hz) of the output PWM drive. Internally, this has an effect on the time domain resolution with which the duty cycle of the drive updates.

It is recommended to always set the *PWM Frequency* register to '20000'.

10.6 Strict Failure

In strict failure mode, the *Over-temperature* bit in the *System Status* register must be clear for a waveform to run. More details regarding the H-bridge protections are given in Section 9.2.

If strict failure mode is disabled, the IQS391 will attempt to play a waveform regardless of the state of the *Over-temperature* bit. If either bit is set, but the error condition is no longer present, the waveform will play as normal. If the error condition is still present, the waveform will be stopped immediately.

Strict failure mode is enabled by setting the Strict Failure bit in the H-Bridge Setup register.





11 Haptic Waveform Definition

The IQS391 waveform is defined as follows:

Invert Start Enable to start the pattern on the M- pin instead of the M+ pin.

Enable Braking Will enable braking by adding an out-of-phase pulse at the end of the waveform,

as illustrated in Figure 11.1.

Braking Delay Will add a blank half cycle before the braking cycle at the end of the waveform,

as illustrated in Figure 11.2.

Half Cycles The number of half cycles to drive the waveform.

Amplitude The maximum PWM duty cycle for a half cycle.




Figure 11.1: Braking




Figure 11.2: Braking with delay





12 Autoresonance

12.1 Operation

The autoresonance algorithm matches the drive frequency to the resonant frequency of the driven LRA. The driver operates by monitoring the back-EMF of the motor at the end of every half cycle. By detecting the zero-cross of the back-EMF, the driver is able to track changes in the resonant frequency of the LRA. This provides consistent vibration strength in changing conditions and across production variations. It is recommended to set the initial frequency slightly higher than the expected resonant frequency.

12.2 Backoff

Once a frequency lock has been achieved, it is crucial that the zero-cross occurs. If the zero-cross does not occur, the driver has no information about the back-EMF and cannot make an intelligent decision about the next half cycle's drive frequency. A zero-cross may not occur when the drive frequency is far from the resonant frequency of the motor. If the drive frequency is much lower than the resonant frequency, it can take many cycles to acquire a lock. If the drive frequency is much higher than the resonant frequency, an accurate lock may never be achieved.

When a zero-cross does not occur, the driver assumes that the drive frequency is too low. The driver increases the drive frequency by a fixed percentage. This is an attempt to re-establish a frequency lock. In most cases, a zero-cross will be seen within the next few half cycles, and the frequency lock will be restored.

This effect can be mitigated by slightly increasing the drive frequency such that it is more than the exact resonant frequency as measured by the zero cross. Unless conditions change significantly, this guarantees that a zero-cross will occur on the next half cycle.

The drive frequency should be increased by as little as possible to ensure it matches the resonant frequency. The exact amount depends on the motor being driven. To this end, the *Autoresonance Backoff* setting is included in the memory map.

When a zero-cross is detected, the drive frequency will be set to the resonant frequency of the motor and then increased by a percentage equal to one hundred divided by the value in the *Autoresonance Backoff* register.

$$Percentage increase = \frac{100}{Autoresonance \ Backoff}$$

Setting Autoresonance Backoff to '0' will match the zero-cross frequency exactly.

In Figure 12.1, the current half-cycle drive is shown in red. Provided $T_{h(n)}$ is close to but less than the resonant half-cycle period, the back-EMF of the motor will lag the drive voltage. The driver detects the zero cross of the back-EMF and uses this to determine T_z . The frequency of the next half cycle is then increased from T_z in accordance with the *Autoresonance Backoff* setting to determine $T_{h(n+1)}$. This is the period of the next half cycle. Note that Figure 12.1 shows the average voltage for the driven half cycles and the instantaneous voltage for the back-EMF.








Figure 12.1: Autoresonance Backoff

12.3 Autoresonance out of range

If the frequency at the start of a waveform differs by more than 25% from the frequency at the end of the waveform, the *Autoresonance out of range* bit in the *System Status* register will be set. Typically, this will occur for one of three situations:

- 1. This is the first haptic pulse, and the starting frequency was far from the resonant frequency.
- 2. External conditions have changed significantly.
- 3. An error has occurred with the autoresonance algorithm.

The *Autoresonance out of range* bit is cleared when the master writes to the *LRA Frequency* register over I²C.

For item 1, the master can simply read the *LRA Frequency* register and write the same value back. This is most likely to occur during a calibration sequence, where the master initiates several autoresonance-enabled waveforms to find the motor frequency. The calibration sequence is successful when the *Autoresonance out of range* bit is not set for several consecutive trigger haptic commands.

Items 2 and 3 are error conditions. If the *Autoresonance out of range* bit is set outside of a calibration sequence, it indicates that either item 1 or item 2 has occurred. The calibration sequence should be done again.





13 I²C Interface

The IQS391 features a standard two-wire I²C interface supporting a maximum bit rate of 1 Mbit/s. The memory structures accessible over the I²C interface are byte-addressable with 16-bit addresses. Values wider than one byte are packed with little-endian byte order and are stored in word-aligned addresses. The IQS391 can be addressed at any time.

- > Standard two-wire interface
- > Fast-Mode Plus I²C with up to 1 Mbit/s bit rate
- > Selectable 7-bit device address
- > 16-bit little-endian register addressing
- > One data byte stored per register address

13.1 Address Selection

Each order code allows for selection between two different I²C addresses. The available addresses are listed in Section 16.1.

The ADDR_SEL pin is used to select the address. Address 1 is selected when ADDR_SEL is pulled to ground. Address 2 is selected when ADDR_SEL is pulled to VDD.

An external pullup or pulldown resistor is not required on the ADDR_SEL pin.

13.2 Reserved Address

The IQS391 will acknowledge an additional address derived from its selected slave address. This derived address is obtained by flipping the least significant bit of the slave address.

For every order code, the IQS391 will also acknowledge an additional debug I^2C address. The debug address is for debugging purposes only and should not be used during normal operation. The debug address is the primary address with the least significant bit inverted. For example, the primary address for IQS391-001 is 0x54, and its debug address is 0x55.

13.3 Read

A typical read operation is shown in Figure 13.1.

The master initiates communication by sending a start condition followed by the device address with the read-not-write bit low. The IQS391 responds with an acknowledgement, after which the master must transmit two bytes defining the starting register address to read from.

The master then sends a repeated start condition, followed by the device address with the read-not-write bit high. The IQS391 transmits data from the requested address as long as the master continues to acknowledge each byte.

The read operation is ended when the master does not acknowledge a transmitted byte. The transaction is complete when the master produces a stop condition.

If the master attempts to read from an address that is outside of the IQS391's memory map, the IQS391 will return 0xEE.








Figure 13.1: I²C Read Example

13.4 Write

A typical write operation is shown in Figure 13.2.

The master initiates communication by sending a start condition followed by the device address with the read-not-write bit low. The IQS391 responds with an acknowledgement, after which the master must transmit two bytes defining the starting register address to write to.

The master then transmits a series of bytes that are written to the IQS391. The IQS391 will acknowledge each byte. The write operation is ended when the master produces a stop condition.

Any data written to an address that is not in the IQS391's memory map will be discarded.




Figure 13.2: I²C Write Example

13.5 Clock Stretching

The IQS391 is not compatible with an I³C bus due to clock stretching. As per the *Fast Mode Plus* I²C specification, the IQS391 implements byte-level clock stretching on the I²C bus.

The maximum clock stretching will occur when addressing the IQS391 while it is in the ULP power state. The IQS391 will clock stretch for up to $450\,\mu s$ when the master outputs the slave address on the bus.

When the device is not in the ULP power state, clock stretching is expected to last for $20-80\,\mu s$. Clock stretching can occur on any byte.



14 PWM Mode

The information in this section applies to PWM mode only.

In PWM mode, an external source must provide the LRA drive signals to the IQS391. The external source is responsible for modulating the duty cycle of the drive signal to match the resonant frequency of the driven motor. Autoresonance is not supported in PWM mode.

See Section 6 for information on how to select PWM mode.

14.1 Input Signals

The signal applied to the PWM_IN pin is passed directly to the internal PWM drive engine. The H-bridge is driven by the outputs of the PWM drive engine. The duty cycle mapping is one-to-one. For example, a 100% duty cycle on the input side will result in a 100% duty cycle on the motor drive pins.

The motor drive direction is chosen by pulling the DIR pin high or low. A low signal drives the motor in the forward direction, and a high signal drives the motor in the reverse direction.

Figure 14.1 illustrates a typical set of drive signals. T_h shows the width of a single half cycle. For a 200 Hz motor, $T_h = \frac{1}{2 \times 200} = 2.5 \, \mathrm{ms}$. Various effects can be created by modulating the duty cycle of the PWM input signal in different ways. The strength of vibration depends on the maximum duty cycle of the PWM input.

The IQS391 expects the frequency of the input PWM signal to be 20 kHz.




Figure 14.1: Input Signals for PWM Mode

14.2 Ultra Low Power

The IQS391 enters an ultra-low power sleep state when it detects that the signal applied to the PWM_IN pin has been low for longer than one 20 kHz PWM period.

The AUTO_WAKE pin implements automatic wake-up from the ultra-low power state. It must be directly connected to the PWM IN pin with an external connection.

The automatic wake-up requires that the AUTO_WAKE pin is held high for at least 100 μ s. Therefore, the external PWM input signal must begin by holding the AUTO_WAKE pin high before modulating the duty cycle. This is marked on Figure 14.1 by T_s .





14.3 Over-temperature Protection

PWM mode features always-on over-temperature protection. If the temperature of the device exceeds 125 °C, the internal H-bridge will be automatically disabled. Once the temperature is below 125 °C, the H-bridge will be automatically enabled again.

Over-temperature protection ensures the IQS391 will not be permanently damaged under short-circuit conditions.





15 I²C Memory Map

Address	Length	Description	Default	Notes
Read Only		Version Information		
0x0000	2	Product Number	2949	
0x0001	2	Product Number	2949	
0x0002	0	Major Version	4	
0x0003	2	Major Version	1	
0x0004	2	Minor Version	0	
0x0005	2	Willor Version	0	
Read Only		System Status		
0x1000	1	System Status	0x01	Appendix A.1
Read Write		System Control		
0x2000	1	System Settings	0x22	Appendix A.2
0x2001	1	Over-temperature Settings	0x1C	Appendix A.3
0x2002	1	System Control	0	Appendix A.4
0x2003	1	Haptic Control	0	Appendix A.5
Read Write		Haptic Configuration		
0x3000	2	H-Bridge Setup	0x350E	Appendix A.6
0x3001	2	п-впаде Зешр	UXSSUL	Appendix A.6
0x3002	2	PWM Frequency	20000	Range
0x3003	2	F WWW Frequency	20000	15000-25000
0x3004	2	LRA Frequency	170	Range
0x3005		LDA Frequency	170	100-300
0x3006	1	Autoresonance	0x50	Appendix A.7
0x3007	1	Waveform Definition	0xE0	Appendix A.8





16 Ordering Information

16.1 Ordering Code

IQS391 zzz ppb

Table 16.1: Order Code Description

IC NAME				IQS391
CONFIGURATION	777		001	I^2C Address 1 = 0x54
CONFIGURATION	ZZZ	=	001	I^2C Address $2 = 0x40$
PACKAGE TYPE	pp	=	QF	QFN-20 Package
BULK PACKAGING	b	=	R	QFN-20 Reel (2000 pcs/reel)

Example: IQS391-001QFR

16.2 Top Marking

•

Azoteq

IQS391

pppxx

"IQS391" = Product Name

"ppp" = Product Code

"xx" = Batch Code

Figure 16.1: IQS391-QFN20 Package Top Marking



"IQS3hd" = Product Name

"ppp" = Product Code

"xx" = Batch Code

Figure 16.2: QFN20 Generic Package Top Marking



17 Package Information

17.1 QFN20 Package Outline




Figure 17.1: QFN20 Package Outline





Table 17.1: QFN20 Package Dimensions [mm]

Dimension	Millimeters					
Difficusion	Min	Тур	Max			
Α	0.50	0.55	0.60			
A1	0.00	0.02	0.05			
A3	0.152 REF					
b	0.15	0.25				
D		3.00 BSC				
Е		3.00 BSC				
D1	1.60	1.70	1.80			
E1	1.60	1.70	1.80			
е	0.40 BSC					
L	0.25	0.30	0.35			

Table 17.2: QFN20 Package Tolerances [mm]

Tolerance	Millimeters
bbb	0.07
ddd	0.05





17.2 QFN20 Recommended Footprint





Figure 17.2: QFN20 Recommended Footprint




17.3 Tape and Reel Specifications

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

Reel Width (W1)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Figure 17.3: Tape and Reel Specification

Table 17.3: Tape and Reel Specifications

Packago			Dime	nsion [Millime	ters]			Pin 1
Package Type	Pins	Reel Diameter	Reel Width	Α0	В0	K0	P1	W	Quadrant
QFN20	20	180	12.4	3.3	3.3	0.8	8	12	Q2





A Memory Map Descriptions

A.1 System Status (0x1000)

Bit	7	6	5	4	3	2	1	0
Description	Rese	erved	Over- temperature	Reserved	Current Power State	Autoresonance out of range	Haptics Active	Reset

> Bit 5: Over-temperature

- 0: No fault condition
- 1: An over-temperature condition has been detected
- · Bit cleared on read

> Bit 3: Current Power State

- 0: The device is in the 'Fast Haptics' state
- 1: The device is in the 'ULP' state

> Bit 2: Autoresonance out of range

See Section 12.3

> Bit 1: Haptics Active

- 0: The internal haptic engine is inactive.
- 1: The internal haptic engine is running

> Bit 0: Reset

- 0: Device is not in a reset condition
- 1: Device is in a reset condition

A.2 System Settings (0x2000)

Bit	7	6	5	4	3	2	1	0
Description	Reserved	Trigger Mode		Power Mod	de Timeout		Power	Mode

> Bit 6: Trigger Mode

- 0: Select 'Edge Trigger' mode
- 1: Select 'Level Trigger' mode

> Bit 2-5: Power Mode Timeout

Actual timeout in milliseconds = (512 × bitfield value)

> Bit 0-1: Power Mode

- 0: Select 'Fast Haptics'
- 1: Select 'ULP'
- 2: Select 'Automatic'





A.3 Over-temperature Settings (0x2001)

Bit	7	6	5	4	3	2	1	0
Description		Reserved		Hysteresis		Rese	erved	

> Bit 4: Hysteresis

0: Disabled

• 1: Enabled

A.4 System Control (0x2002)

Bit	7	6	5	4	3	2	1	0
Description			Rese	erved			Soft Reset	ACK Reset

> Bit 1: Soft Reset

0: No action

1: Soft reset the device

> Bit 0: ACK Reset

0: No action

1: Acknowledge a device reset

Bit automatically cleared

A.5 Haptic Control (0x2003)

Bit	7	6	5	4	3	2	1	0
Description				Reserved				Trigger Haptics

> Bit 0: Trigger Haptics

0: No action

1: Play the waveform

Bit automatically cleared

A.6 H-Bridge Setup (0x3000)

Bit	15	14	13	12	11	10	9	8
Description	Rese	erved	Ground Inactive	Strict Failure	External		Drive Strength	1
Bit	7	6	5	4	3	2	1	0
Description	Rese	erved	Slew	Rate	Slew Rate	Reserved	Over- temperature	Reserved

Control

> Bit 13: Ground Inactive

- 0: Float M+ and M- when motor is not being driven
- 1: Pull M+ and M- to ground when motor is not being driven

> Bit 12: Strict Failure

- · 0: Allow haptics at any time
- 1: Use Strict Failure mode
- > Bit 11: External
 - 0: Use internal H-bridge
 - 1: Output drive signals for an external H-bridge on M+ and M-
- > Bit 8-10: Drive Strength

Protection





Range 0-5.Typical: 5

> Bit 4-5: Slew Rate

- 0: 20 V/μs
- 1: 40 V/μs
- 2: 80 V/μs
- 3: 160 V/μs

> Bit 3: Slew Rate Control

- 0: Disabled
- 1: Enabled

> Bit 1: Over-temperature Protection

- 0: Disabled
- 1: Enabled

A.7 Autoresonance (0x3006)

Bit	7	6	5	4	3	2	1	0
Description				Backoff				Enable Autoreso- nance

> Bit 1-7: Backoff

· 0-100

> Bit 0: Enable Autoresonance

- 0: Disable Autoresonance
- 1: Enable Autoresonance

A.8 Waveform Description (0x3007)

Bit	7	6	5	4	3	2	1	0
Description	Amp	Amplitude		Half Cycles		Delay Braking	Enable Braking	Invert Start

> Bit 6-7: **Amplitude**

- 0: 25%
- 1: 50%
- 2: 75%
- · 3: 100%

> Bit 3-5: Half Cycles

- 0: 1 half cycles
- 1: 2 half cycles
- 2: 3 half cycles
- 3: 4 half cycles4: 5 half cycles
- 5: 6 half cycles
- 6: 7 half cycles
- 7: 8 half cycles

> Bit 2: Delay Braking

- 0: Brake immediately after driving waveform
- 1: Delay one half cycle after driving waveform before braking

> Bit 1: Enable Braking

- 0: Disable Braking
- 1: Enable Braking

> Bit 0: Invert Start

- 0: Start Waveform on M+
- 1: Start Waveform on M-





B Revision History

Release	Date	Comments	
v1.0	2025/04/11	Initial document released	
v1.1	2025/05/20	The Usage Disclaimer section has been relocated below the Block Diagram section	





Contact Information

	South Africa (Headquarters)	China		
Physical Address	1 Bergsig Avenue Paarl 7646 South Africa	Room 501A, Block A T-Share International Centre Taoyuan Road, Nanshan District Shenzhen, Guangdong, PRC		
Tel	+27 21 863 0033	+86 755 8303 5294 ext 808		
Email	info@azoteq.com	info@azoteq.com		
	USA	Taiwan		
Physical	7000 North Mopac Expressway Suite 200	Xintai 5th Road, Sec. 1 No. 99, 9F-12C		

 Physical Address
 Suite 200 Austin TX 78731 Support 221001 New Taipei City USA
 No. 99, 9F-12C Xizhi District 221001 New Taipei City Taiwan

 Tel
 +1 512 538 1995
 +886 932 219 444

 Email
 info@azoteg.com
 info@azoteg.com

Visit www.azoteq.com for a list of distributors and worldwide representation.

Patents as listed on www.azoteq.com/patents-trademarks/ may relate to the device or usage of the device.

Azoteq[®], Crystal Driver[®], IQ Switch[®], ProxSense[®], ProxFusion[®], LightSense[™], SwipeSwitch[™], Dycal[™], TriggerMax[™], WearMax[™], and the logo are trademarks of Azoteg.

The information in this Datasheet is believed to be accurate at the time of publication. Azoteq uses reasonable effort to maintain the information up-to-date and accurate, but does not warrant the accuracy, completeness or reliability of the information contained herein. All content and information are provided on an "as is" basis only, without any representations or warranties, express or implied, of any kind, including representations about the suitability of these products or information for any purpose. Azoteq disclaims all warranties and conditions with regard to these products and information, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property rights. Azoteq assumes no liability for any damages or injury arising from any use of the information or the product or caused by, without limitation, failure of performance, error, omission, interruption, defect, delay in operation or transmission, even if Azoteq has been advised of the possibility of such damages. The applications mentioned herein are used solely for the purpose of illustration and Azoteq makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Azoteg products are not authorized for use as critical components in life support devices or systems. No licenses to patents are granted, implicitly, express or implied, by estoppel or otherwise, under any intellectual property rights. In the event that any of the abovementioned limitations or exclusions does not apply, it is agreed that Azoteq's total liability for all losses, damages and causes of action (in contract, tort (including without limitation, negligence) or otherwise) will not exceed the amount already paid by the customer for the products. Azoteq reserves the right to alter its products, to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and information, its products, programs and services at any time or to move or discontinue any contents, products, programs or services without prior notification. For the most up-to-date information and binding Terms and Conditions please refer to www.azoteq.com.