

# **IQS228D DATASHEET**

Single Channel Capacitive Proximity and Touch Controller

The ProxSense<sup>®</sup> **IQS228D** is a single channel self-capacitive sensor with Dynamic Calibration (DYCAL<sup>TM</sup>) to allow for sensor drift during prolonged activation.

#### **Features**

- > 1 Self capacitive channel
- > DYCAL<sup>™</sup>: Intelligent hysteresis
- > Proximity and Touch outputs
- > Automatic Tuning
- > Internal Reference Capacitor
- > Minimum external components
- > 1-Wire data streaming
- > I<sup>2</sup>C Debug option
- > User selectable options (OTP)
- > I/O Sink or Source selection
- > Time-out for stuck key
- > Proximity and Touch sensitivity selections
- > Low Power Mode 3.2 µA
- > Supply voltage: 2.4 V to 5 V



### **Applications**

- > Proximity sensors
- > On-ear detection for mobile phones
- > Personal Media Players
- > Human Interface Devices
- > SAR detection for Tablets
- > 3D glasses
- > White goods and appliances
- > Proximity activated backlighting

#### Available Options

| T <sub>A</sub>         | DFN-6   |
|------------------------|---------|
| -40°C to $85^{\circ}C$ | IQS228D |





# Contents

| 1 | Overview1.1Device1.2Operation1.3Applicability   | <b>5</b><br>5<br>5<br>5   |
|---|---|---|
| 2 | Packaging and Pin-Out         2.1       IQS228D         2.1.1       Pin-out         2.2       Schematic         2.2.1       DFN-6         2.3       Recommended Capacitor Values         2.4       Exception to recommended capacitor values                                      | <b>6</b><br>6<br>7<br>7<br>8<br>8   |
| 3 | User Configurable Options 3.1 Configuring of Devices  | <b>9</b><br>9   |
| 4 | Measuring Capacitance Using the Charge Transfer Method  | 12  |
| 5 | DYCAL Operation   | 13  |
| 6 | Operating Principle   | 14  |
| 7 | 7.1.1Charge Halt7.1.2Halt LTA Filter7.1.3Pulse on CTRL:7.2LOGIC7.3RF Noise on IQS228D7.3.1IQS228D RF Noise Immunity7.4Proximity Threshold7.5Touch Threshold7.6Multipliers7.7Charge Transfer7.8Target Counts7.9Enable Partial ATI7.10DYCAL TURBO7.11Filter Halt7.12Low Power Modes | <b>14</b><br>14<br>15<br>15<br>15<br>16<br>17<br>17<br>17<br>18<br>18<br>18<br>19 |
| 8 | 8.1 Event Mode  | <b>20</b><br>21<br>22   |
| 9 | 9.1       Full ATI       .       .         9.2       ATI Target       .       .         9.3       ATIbase: Significance of ATI Base       .       .         9.4       Sensitivity Due to ATI       .       .  | <b>23</b><br>23<br>23<br>23<br>24<br>24   |





| 10 | <b>DYCA</b><br>10.1<br>10.2 | AL Specific Settings<br>Release Threshold | <b>26</b><br>26<br>26 |
|----|-----------------------------|---|-----------------------|
| 11 | Electi                      | rical Specifications                      | 27                    |
|    | 11.1                        | Absolute Maximum Specifications           | 27                    |
|    | 11.2                        | General Characteristics                   | 27                    |
|    | 11.3                        | Output Characteristics                    | 27                    |
|    | 11.4                        | Packaging Information                     | 28                    |
|    |                             | 11.4.1 DFN-6                              | 28                    |
|    |                             | 11.4.2 MSL Level                          | 28                    |
| 12 | Datas                       | sheet and Part-number Information         | 29                    |
|    | 12.1                        | Ordering Information                      | 29                    |
|    | 12.2                        | Device Marking - Top                      | 29                    |
|    |                             | 12.2.1 DFN-6 Package Markings             | 29                    |
|    |                             | 12.2.2 Tape and Reel Specification        | 30                    |
| Α  | Memo                        | огу Мар                                   | 31                    |



# List of Abbreviations

| ATI                | Automatic Tuning Implementation     |
|--------------------|-------------------------------------|
|                    |                                     |
| BP                 | Boost Power Mode                    |
| CS                 | Counts (Number of Charge Transfers) |
| C <sub>S</sub>     | Internal Reference Capacitor        |
| DYCAL <sup>™</sup> | Dynamic Calibration                 |
| EMI                | Electromagnetic Interference        |
| ESD                | Electro-Static Discharge            |
| FTB/EFT            | (Electrical) Fast Transient Bursts  |
| GND                | Ground                              |
| HC                 | Halt Charge                         |
| LP                 | Low Power Mode                      |
| LTA                | Long Term Average                   |
| THR                | Threshold                           |
|                    |                                     |



# 1 Overview

### 1.1 Device

The IQS228D is a single channel capacitive proximity and touch device which employs an internal voltage regulator and reference capacitor ( $C_S$ ).

The IQS228D device has a dedicated pin for the connection of a sense electrode (Cx) and output pin for proximity and touch events on **OUT**. The polarity of the output pins can be configured. A 1-wire open drain data streaming protocol or  $I^2C$  interface is implemented for debugging purposes.

Special device configuration can be done by setting one time programmable (OTP) options.

The device automatically tracks slow varying environmental changes via various signal processing algorithms and has an Automatic Tuning Implementation (ATI) algorithm to calibrate the device to the sense electrode.

DYCAL<sup>™</sup> (Dynamic Calibration) is a special form of hysteresis that can track slow varying environmental change even while the sensor is in a touch state. This is ideal for portable applications.

The *charge transfer* method of capacitive sensing is employed on the IQS228D. (The Charge Transfer principle is thoroughly described in the application note: <u>*AZD004 - Azoteq Capacitive Sensing.*</u>)

### 1.2 Operation

The device has been designed to be used in applications where proximity is required, and touch conditions can prevail for an extended period of time which may result in uncompensated drift in conventional capacitive sensors.

A low threshold is used to detect the proximity of an object with a higher threshold for touch detection.

Dynamic Calibration is performed when a **TOUCH** condition is detected for longer than  $t_{DYCAL}$ . The hysteresis algorithm will now check for the release condition of the touch, while still tracking environmental changes.

### 1.3 Applicability

All specifications, except where specifically mentioned otherwise, provided by this datasheet are applicable to the following ranges:

- > Temperature:
  - IQS228D: -40°C to 85°C
- > Supply voltage (V<sub>DDHI</sub>): 2.4 V to 5 V





# 2 Packaging and Pin-Out

#### 2.1 IQS228D

The IQS228D is available in a DFN-6 package.

#### 2.1.1 Pin-out




Figure 2.1: DFN-6 Pin-out

#### Table 2.1: DFN-6 Pin-out Description

| Pin | Name  | Туре                 | Function   |
|-----|-------|----------------------|--|
| 1   | OUT   | Digital Output       | Output   |
| 2   | GND   | Ground               | GND Reference  |
| 3   | CTRL  | Digital Input/Output | Control input or proximity output                      |
| 4   | VREG  | Analogue Output      | Internal Regulator Pin (Connect 1 µF bypass capacitor) |
| 5   | VDDHI | Supply Input         | Supply Voltage Input                                   |
| 6   | Cx    | Analogue I/O         | Sense Electrode  |



# 2.2 Schematic

### 2.2.1 DFN-6




Figure 2.2: Typical application schematic of IQS228D. 100 pF capacitors are optional for added RF immunity. Place all decoupling capacitors (on VDDHI and VREG) as close to the IC as possible.

Pins TOUT and CTRL/POUT can be set as Active High or Active Low<sup>i</sup>. See Section <u>3.1</u> for more information.

Where a system level ESD strike is found to cause the IC to go into ESD induced latch-up, it is suggested that the supply current to the IQS228D IC is limited by means of a series resistor that could limit the maximum supply current to the IC to < 80 mA.

The 1  $\mu$ F capacitors on VDDHI and VREG are for default power mode. Please see Table <u>2.3</u> to select the correct capacitors for low power modes.

The 470  $\Omega$  series resistor on the Cx pin is added for ESD protection.

<sup>&</sup>lt;sup>i</sup>With the Active High setting, a pull-up resistor is not required. Adding a pull-up resistor in Active High mode negatively impacts the current usage.



### 2.3 Recommended Capacitor Values

The 1uF VREG capacitor value is chosen to ensure VREG remains above the maximum BOD specification stated in Table <u>11.2</u>. The combination of the 1uF VREG capacitor and the 1uF VDDHI capacitor is chosen to prevent a potential ESD issue. Recommended values to prevent this is shown in Table <u>2.2</u>.

Table 2.2: VDDHI and VREG capacitor size recommendation to prevent ESD issues with typical hardware combinations

| Low Power Scan | 8ms(default) - 32ms | 64ms          | 128ms                  | 160ms            |
|----------------|---------------------|---------------|------------------------|------------------|
| Capacitor      | C1 = 1 µF           | $C1=4.7\mu F$ | $C1=4.7\mu F$          | $C1=4.7\mu F$    |
| recommendation | C3 = 1 µF           | $C3=2.2\mu F$ | $C3 = 2.2 \mu\text{F}$ | $C3 = 2.2 \mu F$ |

### 2.4 Exception to recommended capacitor values

In applications where the VDDHI source has high internal resistance or a high resistance path, it will be required to ensure C3 > C1 to prevent a VDDHI BOD after the IC sleep cycle (see Table 11.2).

Table 2.3: Capacitor Values for VDDHI and VREG under certain supply voltage condition

| Low Power Scan | 8ms(default) - 32ms | 64ms             | 128ms            | 160ms            |
|----------------|---------------------|------------------|------------------|------------------|
| Capacitor      | C1 = 1 µF           | $C1 = 2.2 \mu F$ | $C1=4.7\mu F$    | $C1=4.7\mu F$    |
| recommendation | C3 = 1 µF           | $C3=4.7\mu F$    | $C3 = 10  \mu F$ | $C3 = 10  \mu F$ |





### 3 User Configurable Options

This section lists the user configurable settings. The device is fully functional in its default state, but some applications may require alternative configuration settings. These settings are enabled by configuring One Time Programmable (OTP) user options.

Popular configurations are available ex-stock - please check with the local distributor for availability. Azoteq can supply pre-configured devices for large quantities.

### 3.1 Configuring of Devices

Azoteq offers a Configuration Tool (CT210) and accompanying software (USBProg2.exe) that can be used to program the OTP user options for prototyping purposes.

Alternative programming solutions for the IQS228D also exist. For further enquiries regarding this, please contact Azoteq at *ProxSenseSupport@azoteq.com* or the local distributor.

Tables <u>3.1</u> to <u>3.4</u> all represent a hexadecimal byte in the IC configuration segment of the ordering number. As example, Table <u>3.1</u> corresponds to the last two numeric digits. These digits are shown in bold text in the caption of the Table. The ordering numbers and information are explained in Section <u>12.1</u>

Table 3.1: User Selectable Configuration Options: Bank 0 (0xC4H) – IQS228D00000000DNR

| Bit 7   | Bit 6                             | Bit 5           | Bit 4             | Bit 3             | Bit 2             | Bit 1             | Bit 0             |
|---------|-----------------------------------|-----------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| IN_EN   | REL <sub>THR</sub>                | LOGIC           | T <sub>THR2</sub> | T <sub>THR1</sub> | T <sub>THR0</sub> | P <sub>THR1</sub> | P <sub>THR0</sub> |
|         |                                   |                 |                   |                   |                   |                   |                   |
| Bit 7   | IN_EN: Input Er                   | nable           |                   |                   |                   |                   | Section 10.2      |
|         | 0 = Output (Prox                  | ximity)         |                   |                   |                   |                   |                   |
|         | 1 = Input                         |                 |                   |                   |                   |                   |                   |
| Bit 6   | REL <sub>THR</sub> : Release      | se threshold    |                   |                   |                   |                   | Section 10.1      |
|         | 0 = 75 %                          |                 |                   |                   |                   |                   |                   |
|         | 1 = 85 %                          |                 |                   |                   |                   |                   |                   |
| Bit 5   | LOGIC: Output                     | logic select (0 | Only when ST      | REAMING mo        | de is disabled    | )                 | Section 7.2       |
|         | 0 = Active Low (                  | Open drain c    | onfiguration -    | pull-up resisto   | r required)       |                   |                   |
|         | 1 = Active High                   | (Push-pull co   | nfiguration - n   | o pull-up resis   | tor required)     |                   |                   |
| Bit 4-2 | T <sub>THR</sub> : Touch Th       | reshold Selec   | tions             |                   |                   |                   | Section 7.5       |
|         | 000 = 72/256                      |                 |                   |                   |                   |                   |                   |
|         | 001 = 4/256                       |                 |                   |                   |                   |                   |                   |
|         | 010 = 8/256                       |                 |                   |                   |                   |                   |                   |
|         | 011 = 24/256                      |                 |                   |                   |                   |                   |                   |
|         | 100 = 48/256                      |                 |                   |                   |                   |                   |                   |
|         | 101 = 96/256                      |                 |                   |                   |                   |                   |                   |
|         | 110 = 128/256                     |                 |                   |                   |                   |                   |                   |
|         | 111 = 160/256                     |                 |                   |                   |                   |                   |                   |
| Bit 1-0 | <b>Р<sub>тнв</sub>:</b> Proximity | Threshold Se    | elections         |                   |                   |                   | Section 7.4       |
|         | 00 = 4                            |                 |                   |                   |                   |                   |                   |
|         | 01 = 2                            |                 |                   |                   |                   |                   |                   |
|         | 10 = 8                            |                 |                   |                   |                   |                   |                   |
|         | 11 = 16                           |                 |                   |                   |                   |                   |                   |





#### Table 3.2: User Selectable Configuration Options: Bank 1 Full ATI (0xC5H) – IQS228D0000000000NR

| Bit 7              | Bit 6                         | Bit 5   | Bit 4 | Bit 3 | Bit 2             | Bit 1             | Bit 0             |
|--------------------|-------------------------------|---------|-------|-------|-------------------|-------------------|-------------------|
| t <sub>HALT1</sub> | t <sub>HALTO</sub>            | ~       | ~     | TURBO | BASE <sub>2</sub> | BASE <sub>1</sub> | BASE <sub>0</sub> |
|                    |                               |         |       |       |                   |                   |                   |
| Bit 7-6            | t <sub>HALT</sub> : Halt time | S       |       |       |                   |                   | Section 7.11      |
|                    | 00 = 20 second                | S       |       |       |                   |                   |                   |
|                    | 01 = 40 second                | S       |       |       |                   |                   |                   |
|                    | 10 = Never                    |         |       |       |                   |                   |                   |
|                    | 11 = seconds                  |         |       |       |                   |                   |                   |
| Bit 5-4            | Not used                      |         |       |       |                   |                   |                   |
| Bit 3              | TURBO: DYCA                   | L TURBO |       |       |                   |                   | Section 7.10      |
|                    | 0 = Disabled                  |         |       |       |                   |                   |                   |
|                    | 1 = Enabled                   |         |       |       |                   |                   |                   |
| Bit 2-0            | BASE: Base Va                 | lue     |       |       |                   |                   | Section 9.3       |
|                    | 000 = 200                     |         |       |       |                   |                   |                   |
|                    | 001 = 50                      |         |       |       |                   |                   |                   |
|                    | 010 = 75                      |         |       |       |                   |                   |                   |
|                    | 011 = 100                     |         |       |       |                   |                   |                   |
|                    | 100 = 150                     |         |       |       |                   |                   |                   |
|                    | 101 = 250                     |         |       |       |                   |                   |                   |
|                    | 110 = 300                     |         |       |       |                   |                   |                   |
|                    | 111 = 500                     |         |       |       |                   |                   |                   |





#### Table 3.3: User Selectable Configuration Options: Bank 2 (0xC6H) - IQS228D000000NR

| Bit 7   | Bit 6                    | Bit 5           | Bit 4       | Bit 3  | Bit 2 | Bit 1           | Bit 0           |
|---------|--------------------------|-----------------|-------------|--------|-------|-----------------|-----------------|
| STREA   | M TRANS                  | COMMS           | ~           | TARGET | ATI   | LP <sub>1</sub> | LP <sub>0</sub> |
|         |                          |                 |             |        |       |                 |                 |
| Bit 7   | STREAM: Strea            | aming Method    |             |        |       |                 | Section 8.2     |
|         | 0 = 1-wire               |                 |             |        |       |                 |                 |
|         | $1 = 2$ -wire ( $I^2C$ ) |                 |             |        |       |                 |                 |
| Bit 6   | TRANS: Charge            | e Transfer Free | quency      |        |       |                 | Section 7.7     |
|         | 0 = 512 kHz              |                 |             |        |       |                 |                 |
|         | 1 = 250 kHz              |                 |             |        |       |                 |                 |
| Bit 5   | COMMS: Stream            | ming Enable     |             |        |       |                 | Section 8       |
|         | 0 = Disabled             |                 |             |        |       |                 |                 |
|         | 1 = Enabled              | _               |             |        |       |                 |                 |
| Bit 4   | Reserved - Set           |                 |             |        |       |                 |                 |
| Bit 3   | TARGET: ATI Ta           | arget Counts    |             |        |       |                 | Section 7.8     |
|         | 0 = 1200                 |                 |             |        |       |                 |                 |
|         | 1 = 1024                 |                 |             |        |       |                 |                 |
| Bit 2   | ATI: ATI Selection       | on              |             |        |       |                 | Section 7.9     |
|         | 0 = Full                 |                 |             |        |       |                 |                 |
|         | 1 = Partial (Not         |                 | ed)         |        |       |                 |                 |
| Bit 1-0 |                          |                 |             |        |       |                 | Section 7.12    |
|         | 00 = BP, 9ms (6          |                 | s disabled) |        |       |                 |                 |
|         | 01 = NP, 128ms           |                 |             |        |       |                 |                 |
|         | 10 = LP1, 256m           |                 |             |        |       |                 |                 |
|         | 11 = LP2, 512m           | IS              |             |        |       |                 |                 |

#### Table 3.4: User Selectable Configuration Options: Bank 3 (0xC7H) - IQS228D000000DNR

| Bit 7            | Bit 6   | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0        |
|------------------|---|-------|-------|-------|-------|-------|--------------|
| ~                | ~   | ~     | ~     | ZOOM  | ~     | ~     | CTRL         |
| Bit 7-4<br>Bit 3 | <b>Reserved</b><br><b>ZOOM</b> : Zoom<br>0 = Zoom Ena<br>1 = Zoom Dis       | abled |       |       |       |       | Section 7.13 |
| Bit 2-1<br>Bit 0 | <b>Reserved</b><br><b>CTRL</b> : Contro<br>0 = Halt Char<br>1 = Filter Halt | ge    |       |       |       |       | Section 7.1  |



# 4 Measuring Capacitance Using the Charge Transfer Method

The charge transfer method of capacitive sensing is employed on the IQS228D.

A charge cycle is used to take a measurement of the capacitance of the sense electrode (connected to Cx) relative to ground. It consists of a series of pulses charging Cx and discharging Cx to the reference capacitor, at the charge transfer frequency ( $f_{Cx}$  - refer to Section <u>11.2</u>). The number of pulses required to reach a trip voltage on the reference capacitor is referred to as the **Count** value (CS) which is the instantaneous capacitive measurement. The Counts (CS) are used to determine if either a physical contact or proximity event occurred, based on the change in CS detected. The typical values of CS, without a touch or proximity condition range between 1344 and 1865 counts, although higher and lower counts can be used based on the application requirements. With CS larger than +/-1865 the gain of the system may become too high causing unsteady operation.

The IQS228D schedules a charge cycle every t<sub>SAMPLE</sub> seconds to ensure regular samples for processing of results. The duration of the charge cycle is defined as t<sub>CHARGE</sub> and varies according to the counts required to reach the trip voltage. Following the charge cycle other activities such as data streaming is completed (if in streaming mode), before the next charge cycle is initiated.

Please note: Attaching a probe to the Cx pin will increase the capacitance of the sense plate and therefore C<sub>S</sub>. This may have an immediate influence on the Counts value (decrease  $t_{CHARGE}$ ) and cause a proximity or touch event. After  $t_{HALT}$  seconds the system will adjust to accommodate for this charge. If the total load on Cx, with the probe attached is still lower than the maximum Cx load the system will continue to function normally after  $t_{HALT}$  seconds with the probe attached.




Figure 4.1: Charge cycles as can be seen on Cx.





# 5 DYCAL<sup>™</sup> Operation




Figure 5.1: DYCAL Operation (Self Capacitive Sensing)



# 6 Operating Principle

Figure <u>5.1</u> is a visual representation of the DYCAL functionality. The OUT pin is used to indicate the status of a DYCAL event (both proximity and touch event). The DYCAL functionality is summarised below.

#### Non-Touch Mode

The OUT pin is activated on the successful detection of a proximity event and will remain activated for the duration of the proximity event, permitting that this event is no longer than the filter halt timings. The LTA will be halted in this time.

As soon as a touch condition is detected (Count values, or CS, fall below  $T_{THR}$ ), the controller will dynamically re-calibrate its LTA to the halted LTA -  $T_{THR}$ . The IC is now Touch Mode.

#### Touch Mode

After re-calibration of the LTA, it will follow the Counts (CS) and be allowed to track slow varying environmental changes. If the Counts (CS) were to exceed the LTA by the release threshold (REL\_T<sub>THR</sub>) the touch detection will stop, and the OUT pin will return to its original state.

### 7 Configurable Settings

This section describes the user configurable options of the IQS228D in more detail.

User programmable options are selected by configuring the OTP selections. Please refer to Section  $\underline{3}$  for an overview of the configurable settings.

### 7.1 CTRL: External Control

The user has the option to control some parameters of the IQS228D from an external source. The IC can be used in default mode (CTRL unconnected) or the user can use the CTRL pin to select whether the master should halt the charge transfers (i.e. stop operation) or to halt LTA filter tracking on the IQS228D.


#### 7.1.1 Charge Halt

If CTRL is sampled high for longer than  $T_{EXT\_HALT}$ , the charge conversion cycle will be halted, once the current conversion has been completed. The device will remain in this standby mode until the CTRL line is sampled low again. An automatic reseed is performed directly after CTRL is released to compensate for any environmental changes which might have occurred during standby mode.

### 7.1.2 Halt LTA Filter

When configured in this mode, CTRL can be used to control the LTA halt times when sampled high. The CTRL pin has precedence over the configurations bits selected for the halt timings.

If CTRL is sampled high for longer than  $T_{EXT\_HALT}$ , the filter will be halted until this pin is sampled low.



#### 7.1.3 Pulse on CTRL:

The pulse on the CTRL pin needs to adhere to the following timing constraints: 25 ms <  $T_{\text{PULSE}}$  < 35 ms

**7.1.3.1 IQS228D: Reseed** A reseed condition can be initiated by generating a pulse on the CTRL pin. The LTA will be reset to the count, forcing the OUT pin to its original state.

If the count value is outside its allowable limits, the device will force an ATI event to reset the system sensitivity. (Please refer to Section <u>8.1</u> for more details).

**7.1.3.2 IQS228D: re-ATI** A re-ATI condition can be initiated by generating a pulse on the CTRL pin. This function can be issued at any time.




Figure 7.2: Master Output signal on CTRL to force a Reseed Condition.

# 7.2 LOGIC

The logic used by the device can be selected as active HIGH or active LOW. The output pins OUT and CTRL will function based on this selection. When configured as Active High, the outputs will remain high after POR until ATI has completed. The ATI time will vary according to the capacitive load on the sensor, but typically does not exceed 500 ms.

Configuration: <u>Bank 0</u> Bit 5

LOGIC : Logic Output Selection

- Bit Selection
- 0 Active Low (Open drain configuration pull-up resistor required)
- 1 Active High (Push-pull configuration no pull-up resistor required)

A software open drain output is implemented for the OUT pin when configured in active low mode. The voltage on the pull-up resistor is limited to the IQS228D supply voltage. A  $4k7-10k\Omega$  resistor between OUT and VDDHI is recommended.

### 7.3 RF Noise on IQS228D

#### 7.3.1 IQS228D RF Noise Immunity

Design guidelines should be followed to ensure the best noise immunity. The design of capacitive sensing applications can encompass a large range of situations but as a summary the following should





be noted to improve a design:

- > A ground plane should be placed under the IC, except under the Cx line.
- > All the tracks on the PCB must be kept as short as possible.
- > The capacitor between VDDHI and GND as well as between VREG and GND, must be placed as close as possible to the IC.
- > A 100 pF capacitor should be placed in parallel with the 1  $\mu$ F capacitor between VDDHI and VSS. Another 100 pF capacitor can be placed in parallel with the 1  $\mu$ F capacitor between VREG and GND.
- > If the device is too sensitive for a specific order option, a parasitic capacitor (typically 20 pF) can be added between Cx line and ground.
- > Proper sense electrode and button design principles must be followed. See application note <u>AZD125 - Capacitive Sensing Design Guide</u> for more information.
- > Unintentional coupling of the sense electrode to ground and other circuitry must be limited by increasing the distance to these sources.

In some instances a ground plane some distance from the device and sense electrode may provide significant shielding from undesired interference.

When the capacitance between the sense electrode and ground becomes too large the sensitivity of the device may be influenced.

### 7.4 **Proximity Threshold**

The IQS228D has 4 proximity threshold settings indicated in counts. The proximity threshold is selected by the designer to obtain the desired sensitivity and noise immunity. A proximity event is triggered if the Counts (CS) diverges more than the selected threshold from the LTA for 6 consecutive cycles.

#### Configuration: Bank 0 Bit 1-0

| PTHF | R1:PTHR0 : Proximity Thresholds |
|------|---------------------------------|
| Bit  | Selection                       |
| 00   | 4                               |
| 01   | 2 (Most sensitive)              |
| 10   | 8                               |
| 11   | 16 (Least sensitive)            |
|      |                                 |

#### 7.5 Touch Threshold

The IQS228D has 8 touch threshold settings indicated in counts. The touch threshold is selected by the designer to obtain the desired touch sensitivity. A touch event is triggered if the Counts (CS) diverges more than the selected threshold from the LTA for 2 consecutive cycles.

In the NO-TOUCH STATE the Counts (CS) must diverge more than the touch threshold value <u>below</u> the LTA. Operating in the TOUCH STATE, the CS must diverge more than REL\_T<sub>THR</sub> of the touch threshold value <u>above</u> the LTA.





#### Configuration: *Bank 0* Bit 4-2

| T <sub>THR</sub> | 2 <b>:T<sub>THR0</sub>:T</b> | ouch Thresholds   |
|------------------|------------------------------|-------------------|
| Bit              | Selection                    | ו                 |
| 000              | 72/256                       |                   |
| 001              | 4/256                        | (Most sensitive)  |
| 010              | 8/256                        |                   |
| 011              | 24/256                       |                   |
| 100              | 48/256                       |                   |
| 101              | 96/256                       |                   |
| 110              | 128/256                      |                   |
| 111              | 160/256                      | (Least sensitive) |

#### 7.6 Multipliers

When using partial ATI, the base value is set up using the multipliers. Compensation will still be added automatically to reach the target.

#### 7.7 Charge Transfer

The charge transfer frequency of the IQS228D is adjustable. Changing the transfer frequency will affect sensitivity and response rate. Two options are available:

#### Configuration: <u>Bank 2</u> Bit 6

**TRANS** : Charge Transfer Frequency

| Bit | Selection |
|-----|-----------|
|-----|-----------|

- 0 512 kHz
- 1 250 kHz

#### 7.8 Target Counts

The target of the ATI algorithm can be adjusted between 1200 (default) and 1024 counts. When less sensitivity is required, the lower counts will also increase response rate:

#### Configuration: <u>Bank 2</u> Bit 3

| Targ | et : ATI target counts |
|------|------------------------|
| Bit  | Selection              |
| 0    | 1200                   |
| 1    | 1024                   |

### 7.9 Enable Partial ATI

In some applications the startup time of the IQS228D may be required to be decreased. This is possible by enabling partial ATI, if the multipliers required can be determined, and the compensation alone is adequate to account for environmental change.





Configuration: <u>Bank 2</u> Bit 2

| ATI : Partial ATI |
|-------------------|
|-------------------|

- Bit Selection
- 0 Disbaled
- 1 Enabled

# 7.10 DYCAL TURBO

In some applications, it may be required to improve the entry and exit speed of Touch Mode by removing the entry reseed delay, as well as turning off the AC-filters. This can be done by enabling the DYCAL TURBO mode.

Configuration: <u>Bank 1</u> Bit 3

TURBO : DYCAL TURBO

| Bit | Selection |
|-----|-----------|
| 0   | Disabled  |
| 1   | Enabled   |

Note that if DYCAL TURBO is enabled, the LTA will halt at the reseed point for  $t_{HALT}$  if Touch Mode is entered before a proximity event is registered.

### 7.11 Filter Halt

The LTA filter only executes while no proximity events are detected to ensure compensation only for environmental changes. Once touch event is detected the filter will resume operation and will no longer be halted. The halt timing configuration settings determine how long the filter is halted.

#### Configuration: Bank 1 Bit 7-6

| Filte | Filter Halt : Filter Halt |  |  |  |  |
|-------|---------------------------|--|--|--|--|
| Bit   | Selection                 |  |  |  |  |
| 00    | 20 seconds                |  |  |  |  |
| 01    | 40 seconds                |  |  |  |  |
| 10    | Never                     |  |  |  |  |
| 11    | 3 seconds                 |  |  |  |  |

The presence of a proximity condition for a time exceeding the halt time will be deemed as a fault state which would trigger a reseed event where after the output state an OUT pin will be reset to its original condition.

### 7.12 Low Power Modes

There are 4 low power(LP) modes. The LP modes will decrease the sampling rate which will reduce the *power consumption* of the device. However, this will also decrease the response time of the device.



#### Configuration: <u>Bank 2</u> Bit 1-0

| LP | : | Power | Mode | Selection |
|----|---|-------|------|-----------|
|----|---|-------|------|-----------|

#### Bit Selection

- 00 9.1 ms (BP) 64 ms if Zoom disabled
- 01 128 ms (Normal Power Mode)
- 10 256 ms (Low Power Mode 1)
- 11 512 ms (Low Power Mode 2)

### 7.13 Zoom

The IQS228D has the option to disable the zoom function. This means that the sample time will stay fixed, even when proximity and touch events are made. When this is activated, boost power mode will change from a 9 ms sample time, to 64ms.

#### Configuration: <u>Bank 3</u> Bit 3

**ZOOM**: Zoom Disable

- **Bit Selection**
- 0 Enabled
- 1 Disabled



# 8 Streaming Mode

The IQS228D has the capability to stream data to the MCU. This provides the designer the ability to obtain the parameters and sensor data within the device in order to aid design into applications. Data streaming is performed as a 1-wire data protocol on the OUT pin OR I<sup>2</sup>C interface. The output function of this pin is therefore lost when the device is configured in streaming mode. Data Streaming can be enabled as indicated below:

#### Configuration: <u>Bank 2</u> Bit 5

COMMS : Stream Mode Enable

- 0 Disabled
- 1 Enabled

Figure 8.1 illustrates the communication protocol for initialising and sending data with the 1-wire communication protocol.

- 1. Communications initiated by a START bit. Bit defined as a low condition for  $T_{START}$ .
- Following the START bit, is a synchronisation byte (T<sub>INIT</sub> = 0xAA). This byte is used by the MCU for clock synchronisation.
- 3. Following T<sub>INIT</sub> the data bytes will be sent. 8 Bytes will be sent after each charge cycle.
- 4. Each byte sent will be preceded by a START bit and a STOP bit will follow every byte.
- 5. STOP bit indicated by taking pin 1 high. The STOP bit does not have a defined period.




Figure 8.1: Debug: 1-wire streaming Debug Mode



The following table defines the bit definitions for the IQS228D devices during Streaming Mode.

| Byte (B)      | Bit  | Value  |
|---------------|--|--|
| 0             | ~  | AA   |
| 1             | 7:0  | CS High Byte   |
| 2             | 15:8   | CS Low Byte  |
| 3             | 23:16  | LTA High Byte  |
| 4             | 31:24  | LTA Low Byte   |
| 5 (Sys Flags) | <ul> <li>39</li> <li>38</li> <li>37</li> <li>36</li> <li>35</li> <li>34</li> <li>33</li> <li>32</li> </ul> | ~<br>Active High<br>Filter Halt<br>LP Active<br>ATI Busy<br>Noise Found<br>In Zoom                           |
| 6             | 47<br>46<br>45<br>44<br>43<br>42<br>41<br>40   | Touch<br>Proximity<br>Multipliers<br>Multipliers<br>Multipliers<br>Multipliers<br>Multipliers<br>Multipliers |
| 7             | 55:48  | Compensation   |
| 8             | 63:56  | Counter  |

#### Table 8.1: Byte Definitions for Streaming Mode

### 8.1 Event Mode

The IQS228D has Event Mode implemented during 1-wire communication. This allows the MCU to monitor the POUT pin for status changes (proximity or touch made or released events) instead of capturing data continuously. Upon status change, the IQS228D will pull the POUT pin for low to indicate to the MCU to read data. The POUT pin will stay low for 1.6ms.





# 8.2 I<sup>2</sup>C

The IQS228D also allows for  $I^2C$  streaming debugging. Data Streaming can be changed from 1-wire protocol to  $I^2C$  as shown below:

Configuration: <u>Bank 2</u> Bit 7

**STREAM** : Streaming Mode

- 0 1-Wire Protocol
- 1 I<sup>2</sup>C Streaming

The Memory Map for the IQS228D can be found in Appendix <u>A</u>.

The IQS228D can communicate on an I<sup>2</sup>C compatible bus structure. Note that 4.7 k $\Omega$  pull-up resistors should be placed on SDA and SCL.

The Control byte indicates the 7-bit device address (0x44H) and the Read/Write indicator bit.





### 9 Automatic Tuning Implementation (ATI)

ATI is a sophisticated technology implemented in ProxSense<sup>®</sup> devices that optimises the performance of the sensor in a wide range of applications and environmental conditions (refer to application note *AZD004 - Azoteq Capacitive Sensing*).

ATI makes adjustments through external reference capacitors unnecessary (as required by most other solutions) to obtain optimum performance.

### 9.1 Full ATI

The IQS228D implements an automatic ATI algorithm. This algorithm automatically adjusts the ATI parameters to optimise the sensing electrodes connection to the device.

The device will execute the ATI algorithm whenever the device starts-up and or when the counts are not within a predetermined range.

There are 2 important definitions to understand for ATI:

#### 9.2 ATI Target

ATI adjusts internal circuitry according to two parameters, the **ATI multiplier** and the **ATI compensation**.

- > The **ATI multiplier** can be viewed as a course adjustment of the Counts (CS), used to achieve the ATI BASE value.
- > The **ATI compensation** is a fine adjustment used to reach the ATI TARGET value.

With these two parameters the Counts (CS) of the IQS228D is tuned until as ATI target value of 1200 is achieved.

#### 9.3 ATI<sub>BASE</sub>: Significance of ATI Base

As mentioned abovr, the **ATI multiplier** is used to select a base value for the ATI. The ATI BASE value is important, as this determines the sensitivity of the device. The sensitivity can be defined as:

Sensitivity = ATI TARGET / ATI BASE

The ATI Target remains fixed at 1200 and it can thus be seen from this that a large base value will result in a less sensitive device. The designer has the option to increase/reduce the sensitivity of the system through the ATI BASE value. For most applications the ATI BASE should be kept default.



The options for the ATI BASE values are as follows:

Configuration: <u>Bank 1</u> Bit 2-0

| 0   |                           |  |  |  |  |
|-----|---------------------------|--|--|--|--|
| BAS | BASE : ATI Base Selection |  |  |  |  |
| Bit | Selection                 |  |  |  |  |
| 000 | 200                       |  |  |  |  |
| 001 | 50                        |  |  |  |  |
| 010 | 75                        |  |  |  |  |
| 011 | 100                       |  |  |  |  |
| 100 | 150                       |  |  |  |  |
| 101 | 250                       |  |  |  |  |
| 110 | 300                       |  |  |  |  |
| 111 | 500                       |  |  |  |  |
|     |                           |  |  |  |  |

### 9.4 Sensitivity Due to ATI

The adjustment of the ATI parameters will result in variations in the count and sensitivity. Sensitivity can be observed as the change in count as the result of a <u>fixed</u> change in sensed capacitance. The ATI parameters have been chosen to provide significant overlap. It may therefore be possible to select various combinations of ATI multiplier and ATI compensation settings to obtain the same count. The sensitivity of the various options may however be different for the same count.

### 9.5 ATI Procedure

While teh Automatic ATI algorithm is in progress, this condition will be indicated in the streaming data and proximity and touch events cannot be detected. The device will only briefly remain in this condition and it will be entered only when relatively large shifts in the count has been detected.

The automatic ATI function aims to maintain a constant count, regardless of the capacitiance of the sense electrode (within the maximum range of the device).

The effects of the auto-ATI on the application are the following:

- > Automatic adjustment of the device configuration and processing parameters for a wide range of PCB and appliaction designsto maintain an optimal configuration for proximity and touch detection.
- > Automatic tuning of the sense electrode at start-up to optimise the sensitivity of the application.
- > Automatic re-tuning when the device detects changes in the sensing electrodes capacitance to accomodate a large range of changes in the environment of the application that influences the sensing electrode.
- > Re-tuningonly occurs during device operation when a relatively large sensitivity reduction is detected. This is to ensure smooth operation of the device.
- > Re-tuning may temporarily influence the normal functioning of the device, but in most instances the effect will be hardly noticeable.
- Shortly after the completion of the re-tuning process the sensitivity of a Proximity detection may be reduced slightly for a few seconds as internal filters stabilises.

Automatic ATI can be implemented so effectively due to:

- > Excellent system signal to noise ratio (SNR)
- > Effective digital signal processing to remove AC and other noise.





- > The very stable core of the devices.
- > The built-in capability to accommodate a large range of sensing electrode capacitances.



# 10 DYCAL Specific Settings

### 10.1 Release Threshold

The IQS228D has the option to increase the release threshold when in TM. This helps that small variations caused by moving a finger/hand on a touch pad will not cause the IC to exit TM, making the solution more robust. The options available are shown below:

#### Configuration: Bank 0 Bit 6

**REL<sub>THR</sub>** : Release Threshold Selection

| <b>Bit Selection</b> |  |
|----------------------|--|
|----------------------|--|

- 0 75% of Entry Delta
- 1 87.5% of Entry Delta

After entering TM, as soon as the LTA follows to within 16 counts, an Entry Delta value is calculated as: > Entry Delta =  $LTA_{entry}$  -  $LTA_{current}$ 

This calculated Entry Delta a value is used for the Release Threshold as shown below.

If upon entry, the LTA value is already within 16 Counts, the Entry Delta is taken as the calculated touch threshold value.

### 10.2 Input Enable

The IQS228D can be configured to have the CTRL pin function as an output on a Proximity event.

Choosing the CTRL pin as output removes the Filter Halt and Halt Charge options of the pin as an input.

Using a touch event to activate OUT will make the system less sensitive which is needed in some applications. The LTA will still halt with the detection of a proximity but will not have an influence on the OUT pin. The LTA will still re-calibrate once a touch condition is detected.

#### Configuration: <u>Bank 0</u> Bit 7

**IN\_EN** : Input Enable Selection

- **Bit Selection**
- 0 Output
- 1 Input





## **11 Electrical Specifications**

### 11.1 Absolute Maximum Specifications

#### Exceeding these maximum specifications may cause damage to the device

| Operating temperature:  | -40°C to 85°C          |
|---|------------------------|
| Supply Voltage (V <sub>DDHI</sub> -V <sub>SS</sub> )  | 5.5V                   |
| Maximum pin Voltage (T <sub>OUT</sub> , CTRL)   | $V_{DDHI} + 0.3V$      |
| Minimum pin voltage (V <sub>DDHI</sub> , V <sub>REG</sub> , T <sub>OUT</sub> , CTRL, Cx)              | V <sub>SS</sub> - 0.3V |
| Minimum power-on slope  | 100V/s                 |
| ESD protection (V <sub>DDHI</sub> , V <sub>REG</sub> , V <sub>SS</sub> , T <sub>OUT</sub> , CTRL, Cx) | 8kV                    |

### **11.2 General Characteristics**

IQS228D devices are rated for supply voltages between 2.4V and 5.0V.

#### Table 11.1: IQS228D General Operating Conditions

| Description                     | Conditions                          | Parameter                | Min  | Тур      | Max  | Unit |
|---------------------------------|-------------------------------------|--------------------------|------|----------|------|------|
| Supply voltage                  |                                     | V <sub>DDHI</sub>        | 2.4  | ~        | 5    | V    |
| Internal regulator output       | $2.4 \leq V_{DDHI} \leq 5.0$        | V <sub>REG</sub>         | 1.98 | ~        | 2.08 | V    |
| Boost operating current         | $2.4 \leq V_{\text{DDHI}} \leq 5.0$ | I <sub>IQS228D_BP</sub>  | ~    | 101      | ~    | μA   |
| Normal operating current        | $2.4 \leq V_{DDHI} \leq 5.0$        | I <sub>IQS228D_NP</sub>  | ~    | 6        | ~    | μA   |
| Low Power 1 operating current   | $2.4 \leq V_{\text{DDHI}} \leq 5.0$ | I <sub>IQS228D_LP1</sub> | ~    | 4.5      | ~    | μA   |
| Low Power 2 operating current   | $2.4 \leq V_{DDHI} \leq 5.0$        | I <sub>IQS228D_LP2</sub> | ~    | <3.2     | ~    | μA   |
| Charge transfer frequency range | $2.4 \leq V_{DDHI} \leq 5.0$        | $f_{Cx} = 512/250$       | -8%  | $f_{Cx}$ | +8%  | kHz  |

Charge Transfer Timings for low power modes are found in section 7.12.

Table 11.2: Start-up and shut-down slope Characteristics

| Description   | Parameter                                  | Min | Max | Unit |
|---|--|-----|-----|------|
| Reset release voltage on V <sub>DDHI</sub> rising edge  | V <sub>DDHI</sub> Reset Rising Edge (POR)  | ~   | 2.1 | V    |
| Reset trigger voltage on $V_{\text{DDHI}}$ falling edge | V <sub>DDHI</sub> Reset Falling Edge (BOD) | 0.3 | ~   | V    |
| Reset release voltage on $V_{REG}$ rising edge          | V <sub>REG</sub> Reset Rising Edge (POR)   | ~   | 1.8 | V    |
| Reset trigger voltage on $V_{\text{REG}}$ falling edge  | V <sub>REG</sub> Reset Falling Edge (BOD)  | 0.3 | ~   | V    |

### **11.3 Output Characteristics**

#### Table 11.3: Digital I/O Characteristics

| Paran           | neter                               | <b>Test Conditions</b>     | Min              | Тур | Мах       | Unit |
|-----------------|-------------------------------------|----------------------------|------------------|-----|-----------|------|
| V <sub>OL</sub> | TOUT and POUT Output<br>low voltage | $I_{sink} = 10 \text{ mA}$ | ~                | ~   | 0.3       | V    |
| V <sub>OH</sub> | Output high voltage                 | $I_{source} = 5  mA$       | VDD - 0.3        | ~   | ~         | V    |
| VIL             | Input low voltage                   |                            | ~                | ~   | 0.3 × VDD | V    |
| $V_{IH}$        | Input high voltage                  |                            | $0.7 \times VDD$ | ~   | ~         | V    |





# **11.4 Packaging Information**

### 11.4.1 DFN-6




Figure 11.1: DFN-6 Packaging

| Dimension | Min (mm) | Max (mm) |
|-----------|----------|----------|
| А         | 3.00     | 3.00     |
| В         | 2.50     | 2.50     |
| С         | 0.30     | 0.30     |
| D         | 0.35     | 0.35     |
| E         | 1.30     | 1.30     |
| F         | 2.20     | 2.20     |
| G         | 0.05     | 0.05     |
| Н         | 0.75     | 0.75     |
| I         | 0.80     | 0.80     |

#### Table 11.4: DFN-6 Dimensions

#### 11.4.2 MSL Level

**Moisture Sensitivity Level** (MSL) relates to the packaging and handling precautions for some semiconductors. The MSL is an electronic standard for the time period in which a moisture sensitive device can be exposed to ambient room conditions (approximately 30°C/85% RH see J-STD003C for more information) before reflow occurs.

| Package | Level (duration)   |
|---------|--|
| DFN-6   | MSL 1 (Unlimited at $\leq$ 30°C/85% RH) Reflow profile peak temperature < 260°C for < 30 seconds |





### 12 Datasheet and Part-number Information

#### 12.1 Ordering Information

Contact the official distributor for sample quantities. A list of the distributors can be found under the "Distributors" section of <u>www.azoteq.com</u>. Special MOQs apply for custom configurations

The Part-number can be generated by using USBProg2.exe.

| со             | IQS<br>IC NAME<br>NFIGURATION | ┫ | 8x zzz zzz zz ppb<br>BULK PACKAGING<br>PACKAGE TYPE |
|----------------|-------------------------------|---|---|
| IC NAME        | IQS228D                       | = | Self Capacitive IC with Dual Outputs                |
| CONFIGURATION  | ZZZ ZZZ ZZ                    | = | IC Configuration (hexadecimal - See Section 3.1)    |
| PACKAGE TYPE   | DN                            | = | DFN-6 package                                       |
| BULK Packaging | R                             | = | Reel (6000pcs/reel) – MOQ = 6000pcs                 |
|                |                               |   | MOQ = 1 reel. (Orders shipped as full reels)        |

#### 12.2 Device Marking - Top

#### 12.2.1 DFN-6 Package Markings





Figure 12.1: Top Marking of IQS228D


| IC NAME    | 22-D | = | IQS228D Self Capacitive |
|------------|------|---|-------------------------|
| Batch Code | xx   | = | AA to ZZ                |



#### 12.2.2 Tape and Reel Specification







Reel Width (W1)

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Figure 12.2: DFN-6 Tape Specification

#### Table 12.1: Tape and Reel Dimensions

| Device            | Package<br>Type | Package<br>Drawing | Pins | QTY<br>per<br>reel | Reel<br>Diameter<br>(mm) | Reel<br>Width W1<br>(mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1 Quadrant |
|-------------------|-----------------|--------------------|------|--------------------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|---------------|
| IQS228DzzzzzzzDNR | DFN6            | DFN-6              | 6    | 6000               | 330                      | 12                       | 2.8        | 3.3        | 1.2        | 4          | 12        | Q1            |



# A Memory Map

# **Device Information**



| 01H    |       |   | Software Number (SW_NR) |   |   |   |   |   |   |  |  |  |
|--------|-------|---|-------------------------|---|---|---|---|---|---|--|--|--|
|        | Bit   | 7 | 6                       | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |
| Access | Value |   | 29 (Decimal)            |   |   |   |   |   |   |  |  |  |
| R      | Note  |   |                         |   |   |   |   |   |   |  |  |  |

#### [00H] PROD\_NR

The product number for the IQS228D is 39 (Decimal).

#### [01H] SW\_NR

The software version number of the device ROM can be read in this byte. The latest software version is 29 (Decimal).

| 10H    |       | System Flags (Sys_Flags) |   |       |      |    |     |   |      |  |  |
|--------|-------|--------------------------|---|-------|------|----|-----|---|------|--|--|
|        | Bit   | 7                        | 6 | 5     | 4    | 3  | 2   | 1 | 0    |  |  |
| Access | Value | ~                        | ~ | Logic | Halt | LP | ATI | ~ | Zoom |  |  |
| R      | Note  |                          |   |       |      |    |     |   |      |  |  |

### [10H] SYSFLAGS0

| Bit 7-6: | Reserved                            |
|----------|-------------------------------------|
| Bit 5:   | Logic: Logic Output Indication.     |
|          | 0 = Active Low                      |
|          | 1 = Active High                     |
| Bit 4:   | Halt: Indicates Filter Halt Status. |
|          | 0 = LTA not being Halted            |
|          | 1 = LTA Halted                      |
| Bit 3:   | LP: Low Power Mode.                 |
|          | 0 = Sample time BP                  |



|        | 1 = Sample time LP   |
|--------|--|
| Bit 2: | ATI: Status of automated ATI routine.  |
|        | 0 = ATI is not busy  |
|        | 1 = ATI in progress  |
| Bit 1: | Reserved   |
| Bit 0: | <b>Zoom</b> : Zoom will indicate full-speed charging once an undebounced proximity is detected. In BP mode, this will not change the charging frequency. |
|        | 0 = IC not zoomed in   |
|        | 1 = IC detected undebounced proximity and IC is charging at full speed (BP)  |

| 31H    |       |       |   |   | Sta | itus |   |       |      |
|--------|-------|-------|---|---|-----|------|---|-------|------|
|        | Bit   | 7     | 6 | 5 | 4   | 3    | 2 | 1     | 0    |
| Access | Value | DYCAL | ~ | ~ | ~   | ~    | ~ | Touch | Prox |
| R      | Note  |       |   |   |     |      |   |       |      |

#### [31H] Status

| Bit 7:   | DYCAL: DYCAL Detection.    |
|----------|----------------------------|
|          | 0 = Not Active             |
|          | 1 = Active                 |
| Bit 6-2: | Reserved                   |
| Bit 1:   | Touch: Touch Detection.    |
|          | 0 = Not Active             |
|          | 1 = Active                 |
| Bit 0:   | Prox: Proximity Detection. |
|          | 0 = Not Active             |
|          | 1 = Active                 |

| 42H    |       |   | Counts_High (CS_H) |   |      |             |    |   |   |  |  |  |
|--------|-------|---|--------------------|---|------|-------------|----|---|---|--|--|--|
|        | Bit   | 7 | 6                  | 5 | 4    | 3           | 2  | 1 | 0 |  |  |  |
| Access | Value |   |                    |   | Cour | its High By | te |   |   |  |  |  |
| R      | Note  |   |                    |   |      |             |    |   |   |  |  |  |

43H

IQ Switch<sup>®</sup> **ProxFusion<sup>®</sup> Series** 



| Access |  |
|--------|--|
| R      |  |

|       |   | Counts_Low (CS_L) |   |          |         |   |   |   |  |  |  |  |  |
|-------|---|-------------------|---|----------|---------|---|---|---|--|--|--|--|--|
| Bit   | 7 | 6                 | 5 | 4        | 3       | 2 | 1 | 0 |  |  |  |  |  |
| Value |   |                   |   | Counts L | ow Byte |   |   |   |  |  |  |  |  |
| Note  |   |                   |   |          |         |   |   |   |  |  |  |  |  |

C5H

| 83H    |       | LTA_High (LTA_H) |   |      |            |            |      |   |   |    |
|--------|-------|------------------|---|------|------------|------------|------|---|---|----|
|        | Bit   | 7                | 6 | 5    | 4          | 3          | 2    | 1 | 0 | ٦. |
| Access | Value |                  |   | Long | g Term Ave | erage High | Byte |   |   |    |
| R      | Note  |                  |   |      |            |            |      |   |   |    |

| 84H    |       |   | LTA_Low (LTA_L) |      |            |           |      |   |   |  |  |  |
|--------|-------|---|-----------------|------|------------|-----------|------|---|---|--|--|--|
|        | Bit   | 7 | 6               | 5    | 4          | 3         | 2    | 1 | 0 |  |  |  |
| Access | Value |   |                 | Long | g Term Ave | erage Low | Byte |   |   |  |  |  |
| R      | Note  |   |                 |      |            |           |      |   |   |  |  |  |

| C4H    |       |   |   |     | Fuse Ban  | k 0 (FB_0  | )      |   |   |
|--------|-------|---|---|-----|-----------|------------|--------|---|---|
|        | Bit   | 7 | 6 | 5   | 4         | 3          | 2      | 1 | 0 |
| Access | Value |   |   | See | Table 3.1 | for more d | etails |   |   |
| R      | Note  |   |   |     |           |            |        |   |   |

| C5H    |      |    | Fuse Bank 1 (FB_1) |    |           |           |            |   |   |  |  |
|--------|------|----|--------------------|----|-----------|-----------|------------|---|---|--|--|
|        | Bit  | 7  | 6                  | 5  | 4         | 3         | 2          | 1 | 0 |  |  |
| Access | Valu | le |                    | Se | e Table 3 | .2 for mo | re details |   |   |  |  |
| R      | Note | e  |                    |    |           |           |            |   |   |  |  |

| C6H    |       |   | Fuse Bank 2 (FB_2) |    |           |              |           |   |   |  |  |  |
|--------|-------|---|--------------------|----|-----------|--------------|-----------|---|---|--|--|--|
|        | Bit   | 7 | 6                  | 5  | 4         | 3            | 2         | 1 | 0 |  |  |  |
| Access | Value |   |                    | Se | e Table 3 | 3.3 for more | e details |   |   |  |  |  |
| R      | Note  |   |                    |    |           |              |           |   |   |  |  |  |

| C7H    |       |   | Fuse Bank 3 (FB_3) |    |           |              |           |   |   |  |  |  |
|--------|-------|---|--------------------|----|-----------|--------------|-----------|---|---|--|--|--|
|        | Bit   | 7 | 6                  | 5  | 4         | 3            | 2         | 1 | 0 |  |  |  |
| Access | Value |   |                    | Se | e Table 3 | 3.4 for more | e details |   |   |  |  |  |
| R      | Note  |   |                    |    |           |              |           |   |   |  |  |  |

| Ц.  |     |   | Р | IQ Swi<br>roxFusior |        |        |         | Azo | oteq |
|-----|-----|---|---|---------------------|--------|--------|---------|-----|------|
| C8H | Bit | _ |   | DE                  | FAULT_ | COMMS_ | POINTER |     |      |

|        | Bit     | 7                                   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---------|-------------------------------------|---|---|---|---|---|---|---|
| Access | Value   | (Beginning of Device Specific Data) |   |   |   |   |   |   |   |
| R/W    | Default | 10H                                 |   |   |   |   |   |   |   |

#### [C8H] Default Comms Pointer

The value stored in this register will be loaded into the Comms Pointer at the start of a communication window. For example, if the design only requires the Proximity Status information each cycle, then the Default Comms Pointer can be set to **ADDRESS 31H**. This would mean that at the start of each communication window, the comms pointer would already be set to the Proximity Status register, simply allowing a **READ** to retrieve the data, without the need of setting up the address.



### **Contact Information**

|                     | USA  | Asia   | South Africa                                      |  |
|---------------------|--|--|---|--|
| Physical<br>Address | 11940 Jollyville<br>Suite 120-S<br>Austin<br>TX 78759<br>USA | Room 501A, Block A<br>T-Share International Centre<br>Taoyuan Road, Nanshan District<br>Shenzhen, Guangdong, PRC | 1 Bergsig Avenue<br>Paarl<br>7646<br>South Africa |  |
| Postal<br>Address   | 11940 Jollyville<br>Suite 120-S<br>Austin<br>TX 78759<br>USA | Room 501A, Block A<br>T-Share International Centre<br>Taoyuan Road, Nanshan District<br>Shenzhen, Guangdong, PRC | PO Box 3534<br>Paarl<br>7620<br>South Africa      |  |
| Tel                 | +1 512 538 1995  | +86 755 8303 5294<br>ext 808   | +27 21 863 0033                                   |  |
| Email               | info@azoteq.com  | info@azoteq.com  | info@azoteq.com                                   |  |

*Visit www.azoteq.com* for a list of distributors and worldwide representation.

Patents as listed on www.azoteq.com/patents-trademarks/ may relate to the device or usage of the device.

Azoteq<sup>®</sup>, Crystal Driver<sup>®</sup>, IQ Switch<sup>®</sup>, ProxSense<sup>®</sup>, ProxFusion<sup>®</sup>, LightSense<sup>™</sup>, SwipeSwitch<sup>™</sup>, and the <sup>(1)</sup>/<sub>2</sub> logo are trademarks of Azoteq.

The information in this Datasheet is believed to be accurate at the time of publication. Azoteq uses reasonable effort to maintain the information up-to-date and accurate, but does not warrant the accuracy, completeness or reliability of the information contained herein. All content and information are provided on an "as is" basis only, without any representations or warranties, express or implied, of any kind, including representations about the suitability of these products or information for any purpose. Azoteg disclaims all warranties and conditions with regard to these products and information, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property rights. Azoteq assumes no liability for any damages or injury arising from any use of the information or the product or caused by, without limitation, failure of performance, error, omission, interruption, defect, delay in operation or transmission, even if Azoteq has been advised of the possibility of such damages. The applications mentioned herein are used solely for the purpose of illustration and Azoteq makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Azoteg products are not authorized for use as critical components in life support devices or systems. No licenses to patents are granted, implicitly, express or implied, by estoppel or otherwise, under any intellectual property rights. In the event that any of the abovementioned limitations or exclusions does not apply, it is agreed that Azoteq's total liability for all losses, damages and causes of action (in contract, tort (including without limitation, negligence) or otherwise) will not exceed the amount already paid by the customer for the products. Azoteq reserves the right to alter its products, to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and information, its products, programs and services at any time or to move or discontinue any contents, products, programs or services without prior notification. For the most up-to-date information and binding Terms and Conditions please refer to www.azoteq.com.