



# **IQS370** Overview

Quadrature mutual-inductive I<sup>2</sup>C sensing controller. Computes a temperature-stable position or angle. Resistant to external common-mode interferences.

## 1 Device Overview

The IQS370 ProxFusion<sup>®</sup> IC is a two-channel I<sup>2</sup>C mutual-inductive sensing device. An absolute position or angle is calculated on chip. Measurements are stable against temperature drifts and external common-mode interferences following correct design procedures. Built-in routines are provided for the simple calibration of a sensor in factory. Error correction and/or custom response curves with a lookup table are provided. Noise filtering with fast movement responses and movement detection is configurable.

Typical sensor designs allow for 8-bit measurement resolution at 1 kHz report rates. Signal processing options are available to increase the resolution up to 11-bit at slower report rates. The sensor is fully I<sup>2</sup>C compatible, and the IQS370 responds effectively even when in a low-power mode.

## 1.1 Main Features

- > External sensor options:
  - One absolute linear position sensor, or
  - One absolute angle sensor
- > Built-in basic functions:
  - Calibration routines for in-factory calibration (external nonvolatile memory required)
  - Design-time internal gain calibration
- > Built-in signal processing options:
  - Slider or encoder position from sine/cosine sensors
  - Movement indication
    - Noise filtering with fast response to movement
    - · Lookup table calibration, and/or
    - Lookup table custom functions (log, exponential, etc.)
- > Low-power mode:
  - Automatic switching when no movement detected
  - Reduced functionality in lower power mode for ultra-lowpower consumption
  - Automatic wake-up to normal operation on movement
  - $\,$  Less than 15  $\mu A$  at report rates of 250 ms for typical sensor designs when in low-power mode.
- > Design simplicity:
  - Compatible with sensors of sizes ranging from 5–300 mm in length or diameter.
- > Supply voltage range:
  - 1.71 V to 3.6 V
- > Small package:
  - QFN20 (3 × 3 × 0.55 mm) 0.4 mm pitch

# 1.2 Applications

- > Waterproof absolute position or angle sensing
- > Sound or music equipment
- > Low-power position or angle sensor applications
- > Potentiometer replacement with I<sup>2</sup>C for digital UI systems



QFN20 Package



IQ Switch<sup>®</sup> ProxFusion<sup>®</sup> Series



# Contents

1	1.1 Main Features	<b>1</b> 1 1
2	2.1       QFN20 Pin Diagram         2.2       Signal Descriptions	<b>4</b> 4 5
3	Block Diagram	6
4	Supported Sensors	7
5	5.1Absolute Maximum Ratings	<b>8</b> 8 8
6	6.1       Reset Levels	<b>9</b> 9 9 0
7	11       Device Resets       1         7.1       Device Resets       1         7.2       I <sup>2</sup> C Module Specification       1         7.3       I <sup>2</sup> C Address       1         7.4       I <sup>3</sup> C Compatibility       1         7.5       Memory Map Addressing and Data       1         7.6       Communication Windows (RDY)       1         7.6.1       Communication Modes       1         7.6.2       Timeout       1         7.6.3       Invalid Communications       1         7.7       I <sup>2</sup> C Read       1         7.8       I <sup>2</sup> C Multiple Read       1         7.9       I <sup>2</sup> C Multiple Write       1         7.10       I <sup>2</sup> C Read and Write Sequence       1         7.11       I <sup>2</sup> C Read and Write Sequence       1         7.12       Force Closing Communication       1         7.13       Force Starting Communication       1         7.14       Multiple Devices and Custom I <sup>2</sup> C Addresses       1	1 1 1 1 2 2 2 2 2 3 3 4 4 5 5
8	I <sup>2</sup> C Memory Map 1	9
9	Ordering Information29.1Ordering Code29.2Top Marking29.2.1QFN20 Package Marking Options2	1 1
10	Package Specification 2	2





	10.1 10.2 10.3	Package Outline Description – QFN20 (QFR)	
Α	Memo	ory Map Descriptions	25
	A.1	System Status (0x10)	25
	A.2	System Control (0x30)	25
	A.3	Excitation Frequency (0x40)	
	A.4	Max Counts (0x41)	26
	A.5	Pin Selection (0x43)	26
	A.6	Differential Polarity (0x44)	27
	A.7	Stabilisation Time (0x45)	27
	A.8	Low-power Reference Sample Skip (0x46)	27
	A.9	Multipliers and Dividers (0x47)	28
	A.10	Compensation (0x48)	28
	A.11	General Processing Settings (0x60)	28
	A.12	Events Mask (0x61)	29
	A.13	Betas (0x63)	29
	A.14	LUT Size (0x80)	29
	A.15	I <sup>2</sup> C Address (0xB1)	29





## 2 Hardware Connection

## 2.1 QFN20 Pin Diagram



## 2.2 Signal Descriptions

#### Table 2.2: Signal Descriptions

Function	Signal Name	Signal Type	Pin Type <sup>ii</sup>	Description
	RxB	Analog	I	ProxFusion <sup>®</sup> measurement input.
-	RxA	Analog	I	i toxi usioni measurement input.
ProxFusion <sup>®</sup>	TxA	Analog	0	
	TxB	Analog	0	ProxFusion <sup>®</sup> excitation signal output.
	TxC	Analog	0	
GPIO	MCLR/RDY	Digital	Ю	Active pull-up — 200k resistor to VDD. Pulled low during Power-on Reset (POR <sup>iii</sup> ), and MCLR function enabled by default.
l <sup>2</sup> C	SDA	Digital	IO	I <sup>2</sup> C Data
10	SCL	Digital	IO	I <sup>2</sup> C Clock
	VDD	Power	Р	Input supply voltage.
Power	VREG	Power	Р	Internal regulated supply output.
-	VSS	Power	Р	Analog and digital ground.

It is recommended to connect the thermal pad (TAB) to VSS.

<sup>ii</sup> Pin Types: I = Input, O = Output, I/O = Input or Output, P = Power

POR is used to reference a clean reset state after power-on.



# 2.3 Reference Schematic



Figure 2.1: IQS370 Connections, Communication and Power Decoupling Reference Schematic



Figure 2.2: Sensor Reference Schematic





# 3 Block Diagram









## 4 Supported Sensors





# **5** Electrical Characteristics

## 5.1 Absolute Maximum Ratings

	Min	Max	Unit
Voltage applied at VDD pin to VSS	1.71	3.6	V
Voltage applied to any ProxFusion® pin	-0.3	VREG	V
Voltage applied to any other pin (referenced to VSS)	-0.3	VDD + 0.3 (3.6 V max)	V
Storage temperature, T <sub>stg</sub>	-40	85	°C

## 5.2 Recommended Operating Conditions

Recomme	nded operating conditions	Min	Nom	Мах	Unit
VDD	Supply voltage applied at VDD pin	1.71		3.6	V
VREG	Internal regulated supply output for analog domain		1.53		V
VSS	Supply voltage applied at VSS pin	0	0	0	V
T <sub>A</sub>	Operating free-air temperature	-40	25	85	°C
C <sub>VDD</sub>	Recommended capacitor at VDD	2×C <sub>VREG</sub>	3×C <sub>VREG</sub>		μF
C <sub>VREG</sub>	Recommended external buffer capacitor at VREG, ESR $\leq$ 200 m $\Omega$	2 <sup>i</sup>	5	13	μF

## 5.3 ESD Rating

		Value	Unit
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>ii</sup>	± 2000	V

<sup>1</sup> Absolute minimum allowed capacitance value is 1 μF, after taking derating, temperature, and worst-case tolerance into account. Please refer to the AZD004 application note for more information regarding capacitor derating.

<sup>&</sup>lt;sup>ii</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.



# 6 Timing and Switching Characteristics

## 6.1 Reset Levels

#### Table 6.1: Reset Levels

Paramete	Parameter		Max	Unit
V	Power-up (Reset trigger) – slope > 100 V/s		1.65	
VVDD	Power-down (Reset trigger) – slope < -100 V/s	0.9		v

# 6.2 MCLR Pin Levels and Characteristics

#### Table 6.2: MCLR Pin Characteristics

Parameter		Test Conditions	Min	Тур	Мах	Unit
V	MCLR Input low level voltage	VDD = 3.3 V	VSS – 0.3		1.05	V
V <sub>IL(MCLR)</sub>	NICLA Input low level voltage	VDD = 1.7 V	V33 – 0.3	-	0.75	v
M	MCI D Input high lovel veltage	VDD = 3.3 V	2.25		VDD + 0.3	V
V <sub>IH(MCLR)</sub>	MCLR Input high level voltage	VDD = 1.7 V	1.05	-	VDD + 0.3	v
R <sub>PU(MCLR)</sub>	MCLR pull-up equivalent resistor		180	210	240	kΩ
+	MCI D input pulse width po trigger	VDD = 3.3 V			15	
(TPULSE(MCLR)	MCLR input pulse width – no trigger	VDD = 1.7 V	_	-	10	ns
t <sub>TRIG(MCLR)</sub>	MCLR input pulse width – ensure trigger		250	-	-	ns



Figure 6.1: MCLR Pin Diagram

# 6.3 Digital I/O Characteristics

#### Table 6.3: Digital I/O Characteristics

Parame	Parameter		Min	Max	Unit
V <sub>OL</sub>	SDA & SCL Output low voltage	I <sub>sink</sub> = 20 mA		0.3	V
V <sub>OL</sub>	TxA Output low voltage TxB Output low voltage	I <sub>sink</sub> = 10 mA		0.15	V
V <sub>OH</sub>	Output high voltage	I <sub>source</sub> = 20 mA	VDD - 0.2		V
V <sub>IL</sub>	Input low voltage			VDD × 0.3	V
V <sub>IH</sub>	Input high voltage		VDD × 0.7		V
C <sub>b_max</sub>	SDA & SCL maximum bus capacitance			550	pF



# 6.4 I<sup>2</sup>C Characteristics

#### Table 6.4: I<sup>2</sup>C Characteristics

Parame	Parameter		Min	Мах	Unit
f <sub>SCL</sub>	SCL clock frequency	1.8 V, 3.3 V		1000	kHz
t <sub>HD,STA</sub>	Hold time (repeated) START	1.8 V, 3.3 V	0.26		μs
t <sub>SU,STA</sub>	Setup time for a repeated START	1.8 V, 3.3 V	0.26		μs
t <sub>HD,DAT</sub>	Data hold time	1.8 V, 3.3 V	0		ns
t <sub>SU,DAT</sub>	Data setup time	1.8 V, 3.3 V	50		ns
t <sub>SU,STO</sub>	Setup time for STOP	1.8 V, 3.3 V	0.26		μs
t <sub>SP</sub>	Pulse duration of spikes suppressed by input filter	1.8 V, 3.3 V	0	50	ns



Figure 6.2: I<sup>2</sup>C Mode Timing Diagram

IQ Switch<sup>®</sup> ProxFusion<sup>®</sup> Series



# 7 I<sup>2</sup>C Interface

## 7.1 Device Resets

When a device boots, the RDY line briefly acts as an open-drain reset line (active low). When the RDY line is kept low after power-on, the IQS370 device will remain in reset and will not respond to I<sup>2</sup>C communication. Normal operation ensues once the RDY line is left to go high.

The device will indicate whether it has reset via the *Reset* bit in the *System Status (0x10)* register. To clear this bit and acknowledge the reset event (in order to detect any future resets), the *Ack Reset* bit must be set in the *System Control (0x30)* register.

# 7.2 I<sup>2</sup>C Module Specification

The device supports a standard two-wire  $I^2C$  interface with the addition of a ready (RDY) line. Bytelevel clock stretching is allowed. The communications interface of the IQS370 supports the following:

- > Fast-mode-plus standard I<sup>2</sup>C up to 1 MHz.
- > Streaming data as well as event mode.

The IQS370 implements 8-bit addressing with 2 bytes at each address.

## 7.3 I<sup>2</sup>C Address

The default 7-bit I<sup>2</sup>C address is 0x44. The default I<sup>2</sup>C address may be changed after an IQS370 device is booted via the  $l^2C$  Address (0xB1) register. Refer to Section 7.14 for more detail on configuring different I<sup>2</sup>C addresses when using multiple IQS370 devices per I<sup>2</sup>C bus.

The IQS370 will also respond to the address whose first bit (LSb) is the complement of the primary address.

- Example 1: If the configured primary I<sup>2</sup>C address is 0x31 (0b0110001), the device debug address is 0x30 (0b0110000).
- Example 2: If the configured primary I<sup>2</sup>C address is 0x50 (0b1010000), the device debug address is 0x51 (0b1010001).

The debug address is for debugging purposes only and should not be used during normal operation.

# 7.4 I<sup>3</sup>C Compatibility

This device is not compatible with an I<sup>3</sup>C bus due to clock stretching allowed for data retrieval.

## 7.5 Memory Map Addressing and Data

The memory map implements 8-bit addressing. Data is formatted as 16-bit words, meaning that two bytes are stored at each address. For example, address 0x10 will provide two bytes. The next two bytes read will be from address 0x11.

The 16-bit data is sent in little-endian byte order (least significant byte first).





## 7.6 Communication Windows (RDY)

The communication has an open-drain active-low RDY signal to inform the  $I^2C$  controller that the IQS370 is ready to communicate. It is optimal for the  $I^2C$  controller to use this as an interrupt input and initiate  $I^2C$  reads accordingly.

When an IQS370 device has data for the I<sup>2</sup>C controller, it will pull the RDY line low. This indicates that the IQS370 device has opened its communications window, and it is expecting the I<sup>2</sup>C controller to address it. When the communication window is closed, the RDY line is released.

On startup, the RDY line functions as an active-low reset line. When RDY is held low by the  $l^2C$  controller while the device is booting, the device will be kept under reset and will not respond to  $l^2C$  requests until the line is released.

## 7.6.1 Communication Modes

The  $I^2C$  Interface Type bits in the System Control (0x30) register may be used to configure the manner in which the IQS370 opens communication windows. There are two modes available:

- > Streaming
  - Communication windows are opened at regular intervals, depending on the configured report rate.
  - When in normal power, windows are opened approximately every *Normal Power Report Rate* (0x31) milliseconds after the latest normal power measurement has taken place.
  - When in low-power, windows are opened approximately every *Low-power Report Rate (ms)* (0x32) milliseconds after the latest low-power measurement has taken place.
- > Event
  - Communication windows are only opened when triggered by an event.
  - When the *Movement* event bit is set in the *System Status (0x10)* register, a communication window is always opened.

## 7.6.2 Timeout

If the communication window is not serviced within the *Transaction Timeout (0x34)* period (in milliseconds), the session is ended (RDY goes high), and processing continues as normal. This allows the system to continue and keep reference values up to date even if the  $I^2C$  controller is not responsive. However, the corresponding data will be missed/lost. The default  $I^2C$  timeout period is set to 200 ms and can be set to a maximum of 250 ms. The  $I^2C$  *Communication Timeout* is measured from the start of the communications window (RDY goes low).

## 7.6.3 Invalid Communications

The device will give an invalid communication response (0xEE) under the following conditions:

- > The host is trying to read from a memory map register that does not exist.
- > The host is trying to read from the device outside of a communication window (i.e. while RDY is high).

# 7.7 I<sup>2</sup>C Read

A single I<sup>2</sup>C read is initiated by first writing the register address and then proceeding to read bytes after issuing an I<sup>2</sup>C RESTART on a read request. The IQS370 device will ACK (acknowledge) the





register address byte that is written.

The I<sup>2</sup>C controller responds with an ACK on each read byte and ends the read sequence by issuing a NACK (not-acknowledge). Once the STOP bit is issued by the I<sup>2</sup>C controller, the communication window is closed by the IQS370 device. Register addresses are automatically incremented while the I<sup>2</sup>C controller clocks out the data. Refer to Figure 7.1 for an illustration of this procedure.



Figure 7.1: I<sup>2</sup>C Read Example: 4 Bytes Starting at Address 0x10

# 7.8 I<sup>2</sup>C Multiple Read

Multiple  $I^2C$  reads from multiple register addresses may be performed. The procedure from Section 7.7 must be followed, but instead of ending the first register read with a STOP bit, a RESTART is issued by the  $I^2C$  controller, and the process repeats until a STOP bit is issued on the last register reading transaction. An example is shown in Figure 7.2.



Figure 7.2: I<sup>2</sup>C Multiple Read Example: 2 Bytes at Address 0x10; 2 Bytes at Address 0x20

# 7.9 I<sup>2</sup>C Write

Writing to a single register is achieved by first writing the register address, immediately followed by the data bytes to be written to that address. The IQS370 device will ACK every byte. Similar to the read in Section 7.7, ending the transaction with a STOP bit will close the communication window. This is illustrated in Figure 7.3.



Figure 7.3: I<sup>2</sup>C Write Example: 4 Bytes Starting at Address 0x30

# 7.10 I<sup>2</sup>C Multiple Write

Multiple register addresses may be written in the same communication window. This is done by following the procedure in Section 7.9 but sending a RESTART write request followed by a new register address and data. The communication window is closed by issuing a STOP bit on the last writing transaction. Figure 7.4 illustrates an example.



Figure 7.4: I<sup>2</sup>C Multiple Write Example: 2 Bytes Starting at Address 0x40; 2 Bytes Starting at Address 0x65

# 7.11 I<sup>2</sup>C Read and Write Sequence

Reading and writing sequences may be chained in the same communication window prior to a STOP bit being issued to close the communication window. The procedures in Sections 7.8 and 7.10 must be followed. An example of such a mixed transaction is shown in Figure 7.5.



Figure 7.5: I<sup>2</sup>C Read and Write Example: Read, Modify and Write 2 Bytes Starting at Address 0x30

# 7.12 Force Closing Communication

A standard I<sup>2</sup>C STOP will close the current communication window. Contact Azoteq for more information on how to change this behaviour.

A communication window may be closed without sending a STOP by writing 0xFF to the device (as if it were a register address). This is shown in Figure 7.6.



Figure 7.6: Closing the Communication Window While it Is Open. The STOP Bit at the End of "0xFF" is Optional

# 7.13 Force Starting Communication

In streaming mode, the IQS370 will provide communication windows (RDY pulled low by the IQS370 device) at intervals specified by the power mode sampling period. Refer to Section 7.6.1 for more detail.

Ideally, communication with the IQS370 should only be initiated in a RDY window. However, the  $l^2C$  controller may wish to force a communication window to open, especially when the IQS370 device's communication is in event mode. When the communication window is closed, i.e., RDY is high, the  $l^2C$  controller may write 0xFF to the device (as if it were a register address) to request a communication window as soon as possible.

The time before the requested window is opened depends on the current state of the IQS370 device and its configured settings.

This behaviour is illustrated in Figure 7.7.



Figure 7.7: Forcing the Communication Window While it is Closed

# 7.14 Multiple Devices and Custom I<sup>2</sup>C Addresses

Multiple IQS370 devices may be connected to the same  $I^2C$  bus if the following procedures are followed. Since RDY briefly acts as a reset line on startup, the master controller may utilise power-line reset circuitry to ensure that the devices can be held in their reset states on boot. During this time, the devices held in reset will not respond to  $I^2C$  communication.

An example power-line reset circuit is shown in Figure 7.8, where the reset circuitry is implemented with P-channel MOSFETs. An additional MOSFET is used to discharge the capacitors connected to the IQS370 power lines. Without this discharging circuit, a significant waiting time may be required before all connected devices are guaranteed to be reset as a result of the power line disconnecting.





Figure 7.8: Example Schematic for Connecting Multiple IQS370 Devices to Same I<sup>2</sup>C Bus

An example control signal for assigning custom  $I^2C$  addresses to multiple IQS370 devices connected to the same bus is shown in Figure 7.9. Refer to Section 7.3 for more information on how to change the  $I^2C$  address of a specific device. It is recommended to only assign even addresses (e.g., 0x20, 0x22, 0x46, etc.) and avoid the use of the default  $I^2C$  address (0x44).

If any device resets at any stage of operation (see Section 7.1), the entire  $I^2C$  address assignment procedure should be repeated from the start.



Figure 7.9: An Example of Multiple Device I<sup>2</sup>C Address Configuration, Based on the Example Schematic in Figure 7.8



# 8 I<sup>2</sup>C Memory Map

## Table 8.1: I<sup>2</sup>C Memory Map

Address	Description	Default	Data Type
Read-Only	Version Information		
0x00	Product Number	2742	u16
0x01	Major Version	1	u16
0x02	Minor Version	2	u16
0x03 - 0x09	Reserved		u16[7]
Read-Only	Output Data		
0x10	Status		Appendix A.1
0x11	Position		u16
0x12	Angle <sub>LUT</sub>		u16
0x13	Angle		u16
0x14	sin <sub>norm</sub>		i16
0x15	COS <sub>norm</sub>		i16
Read-Only	Intermediate Data		
0x20	sin <sup>+</sup>		u16
0x21	sin		u16
0x22	$\cos^+$		u16
0x23	cos <sup>-</sup>		u16
0x24	$\sin^+_{\sf lin}$		i16
0x25	sin		i16
0x26	$\cos^+_{lin}$		i16
0x27	cos <sub>lin</sub>		i16
0x28	Low-power Reference		u16
0x29	Low-power Counts		u16
Read-Write	General Settings		
0x30	System Control		Appendix A.2
0x31	Normal Power Report Rate (ms)		u16
0x32	Low-power Report Rate (ms)		u16
0x33	Movement Timeout (ms)		u16
0x34	Transaction Timeout (ms)		u16
Read-Write	Conversion Settings		
0x40	Excitation Frequency		Appendix A.3
0x41	Max Counts		Appendix A.4
0x42	Reserved		u16
0x43	Pin Selection		Appendix A.5
0x44	Differential Polarity		Appendix A.6
0x45	Stabilisation Times		Appendix A.7
0x46	Low-power Reference Sample Skip		Appendix A.8
0x47	Multipliers and Dividers		Appendix A.9
0x48	Compensation		Appendix A.10
0x49	Base		u16
0x4A	Target		u16



## Table 8.1: I<sup>2</sup>C Memory Map (Continued)

Read-Write	DSP Settings		
0x60	General Processing Settings		Appendix A.11
0x61	Events Mask		Appendix A.12
0x62	Movement Threshold		u16
0x63	Betas		Appendix A.13
0x64	Reserved		u16
0x65	Fast Angle Beta Threshold		u16
0x66	Linearisation Multiplier		u16
0x67	Resolution		u16
Read-Write	Calibration Data		
0x70	Sin Max		i16
0x71	Sin Min		i16
0x72	Cos Max		i16
0x73	Cos Min		i16
0x74	Cos Offset 0		i16
0x75	Cos Offset 1		i16
0x76	Angle Max		u16
0x77	Angle Min		u16
Read-Write	Lookup Table		
0x80	LUT Size		Appendix A.14
0x81 – 0x91	LUT[0] – LUT[16]		u16[17]
Read-Write	Custom I <sup>2</sup> C Address		
0xB0	Reserved		u16
0xB1	I <sup>2</sup> C Address	0x44	Appendix A.15



## 9 Ordering Information

## 9.1 Ordering Code

## Table 9.1: Order Code Description

IQS370 zzz ppb

IC NAME				IQS370
CONFIGURATION	ZZZ	=	000	I <sup>2</sup> C inductive slider / rotary encoder
PACKAGE TYPE	рр	=	QF	QFN-20 Package
BULK PACKAGING	b	=	R	QFN-20 Reel (2000 pcs/reel)

## 9.2 Top Marking

## 9.2.1 QFN20 Package Marking Options



Figure 9.1: IQS370-QFN20 Package Top Marking



Figure 9.2: IQS31x-QFN20 Package Top Marking





## 10 Package Specification

# D

# 10.1 Package Outline Description – QFN20 (QFR)

Figure 10.1: QFR (3x3)-20 Package Outline Visual Description

Dimension	Min	Nom	Max
A	0.50	0.55	0.60
A1	0	0.02	0.05
A3		0.152 REF	
b	0.15	0.20	0.25
D	2.95	3.00	3.05
E	2.95	3.00	3.05
D1	1.60	1.70	1.80
E1	1.60	1.70	1.80
е		0.40 BSC	
L	0.25	0.30	0.35

#### Table 10.1: QFR (3x3)-20 Package Outline Dimensions [mm]



## 10.2 Package Footprint Description – QFN20



Figure 10.2: QFN20 Recommended Footprint



## 10.3 Tape and Reel Specifications



Figure 10.3: Tape and Reel Specification

#### Table 10.2: Tape and reel Specifications

Package Type	Pins	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
QFN20	20	180	12.4	3.3	3.3	0.8	8	12	Q2





## A Memory Map Descriptions

## A.1 System Status (0x10)

Bit	15	14	13	12	11	10	9	8
Description				Rese	erved			
Bit	7	6	5	4	3	2	1	0

## > Bit 4-5: Current Power Mode

- 0: Normal
- 1: Low

#### > Bit 3: Movement

- 0: No movement detected
  - 1: Movement detected threshold defined by *Movement Threshold (0x62)*

#### > Bit 1: **Power**

- 0: No automatic power switch occurred
- 1: Automatic power switch occurred

#### > Bit 0: Reset

- 0: No reset occured
- 1: Device reset occured, cleared by Ack Reset (Appendix A.2)

## A.2 System Control (0x30)

Bit	15	14	13	12	11	10	9	8
Description				Reserved				Enable Conver- sions

Bit	7	6	5	4	3	2	1	0
Description	Range Calibration	Differential Counts Calibration	Do ATI	l <sup>2</sup> C Interface Type	Power Mo	ode Select	Soft Reset	Ack Reset

#### > Bit 8: Enable Conversions

- 0: Disabled
- 1: Enabled

#### > Bit 7: Range Calibration

- 0: Disabled
- 1: Enabled
- > Bit 6: Differential Counts Calibration
  - 0: Disabled
  - 1: Enabled

#### > Bit 5: Do ATI

- 0: Do Not Perform ATI
- 1: Perform ATI (cleared on completion)

#### > Bit 4: I<sup>2</sup>C Interface Type

- 0: I<sup>2</sup>C Streaming communicate after every sample
- 1: I<sup>2</sup>C Event communicate on detected movement only

#### > Bit 2-3: Power Mode Select

- 0: Normal
- 1: Low (Forced)
- 2: Automatic
- > Bit 1: Soft Reset





- 0: Do not perform a software device reset
- 1: Perform a software device reset

#### > Bit 0: Ack Reset

- 0: Do not acknowledge reset event
- 1: Clear/acknowledge reset event (see Appendix A.1)

## A.3 Excitation Frequency (0x40)

Bit	15	14	13	12	11	10	9	8
Description		-	-	Excitation	Frequency			
Bit	7	6	5	4	3	2	1	0
Description				Rese	erved			

#### > Bit 8-15: Excitation Frequency

- 1: 3.50 MHz
- 2: 2.33 MHz
- 3: 1.75 MHz
- 4: 1.40 MHz
- 6: 1.00 MHz

## A.4 Max Counts (0x41)

Bit	15	14	13	12	11	10	9	8
Description				0x	12			
Bit	7	6	5	4	3	2	1	0

#### > Bit 6-7: Max Counts

- 0: 1023
- 1: 2047
- 2: 4095
- 3: 16383

## A.5 Pin Selection (0x43)

Bit	15	14	13	12	11	10	9	8	
Description				Reserved				Rx Pin Select	
Bit	7	7 6 5 4 3 2 1							
Description	Rese	Reserved TxC TxB TxA							

#### > Bit 8: **Rx Pin Select**

- 0: RxA Sin / RxB Cos
- 1: RxA Cos / RxB Sin
- > Bit 4-5: **TxC** 
  - 0: Inactive
  - 1: Vb
  - 2: Tx+
  - 3: Tx-
- > Bit 2-3: **TxB** 
  - 0: Inactive





- 1: Vb
- 2: Tx+
- 3: Tx-
- > Bit 0-1: TxA
  - 0: Inactive1: Vb
  - 2: Tx+
  - 3: Tx-

# A.6 Differential Polarity (0x44)

Bit	15	14	13	12	11	10	9	8
Description				Reserved				Cos Polarity
D'I	-	0	-		0	0	4	0
Bit	1	6	5	4	3	2	1	0
Description				Reserved				Sin Polarity

- > Bit 8: Cos Polarity
  - 0: Inverted
    - 1: Not inverted
- > Bit 0: Sin Polarity
  - 0: Inverted
    - 1: Not inverted

# A.7 Stabilisation Time (0x45)

Bit	15	14	13	12	11	10	9	8
Description				Fi	ne			
Bit	7	6	5	4	3	2	1	0
Description				Coa	arse			

- > Bit 8-15: Fine
  - The number of microseconds divided by 10
- > Bit 0-7: Coarse
  - Stabilisation time in milliseconds (max 200)

# A.8 Low-power Reference Sample Skip (0x46)

Bit	15	14	13	12	11	10	9	8	
Description				Rese	erved			-	
Bit	7	6	5	4	3	2	1	0	
Description		Low-power Temp Track Sample Skip							

## > Bit 0-7: Low-power Reference Sample Skip

8-bit value





## A.9 Multipliers and Dividers (0x47)

Bit	15	14	13	12	11	10	9	8
Description	P-Mu	ltiplier			P-Divider			N-Multiplier
Bit	7	6	5	Л	2	2	1	0
DIL	1	0	5	4	3	2	1	0
Description		N-Multiplier				N-Divider		

- > Bit 14-15: Fine Multiplier • 2-bit value
- > Bit 9-13: **Fine Divider** • 5-bit value
- > Bit 5-8: Coarse Multiplier • 4-bit value
- > Bit 0-4: Coarse Divider • 5-bit value

## A.10 Compensation (0x48)

Bit	15	14	13	12	11	10	9	8
Description			Divider			Reserved	Se	ect
Bit	7	6	5	4	3	2	1	0
Description	Select							

> Bit 11-15: Divider

5-bit value

- > Bit 0-9: Select
  - 10-bit value

# A.11 General Processing Settings (0x60)

Bit	15	14	13	12	11	10	9	8
Description	n Wake Up Threshold							
Bit	7	6	5	4	3	2	1	0
Description		Reserved		Enable Lookup Table	Oversa	ampling	Linearise	Reserved

- > Bit 8-15: Wake Up Threshold
  - 8-bit value
- > Bit 4: Enable Lookup Table
  - 0: LUT bypassed
  - 1: LUT enabled
- > Bit 2-3: Oversampling
  - 0: 1x (None)
  - 1: 2x
  - 2: 4x
  - 3: 8x
- > Bit 1: Linearise
  - 0: Raw counts used directly
  - 1: 1/x linearisation applied to raw counts



## A.12 Events Mask (0x61)

Bit	15	14	13	12	11	10	9	8
Description	Reserved							
Bit	7	6	5	4	3	2	1	0

#### > Bit 1: Power

• 0: Power events do not open communication windows in I<sup>2</sup>C event mode

1: Power events open communication windows in I<sup>2</sup>C event mode

## A.13 Betas (0x63)

Bit	15	14	13	12	11	10	9	8
Description	Fast Beta							
Bit	7	6	5	4	3	2	1	0
Description	Slow Beta							

- > Bit 8-15: Fast Beta • 8-bit value
- > Bit 0-7: Slow Beta • 8-bit value

# A.14 LUT Size (0x80)

Bit	15	14	13	12	11	10	9	8
Description		Reserved						
	_	-	_	_	-	-		-
Bit	7	6	5	4	3	2	1	0
Description	LUT Size							

## > Bit 0-7: LUT Size

- 0: 2 Points
- 1:3 Points
- 2:5 Points
- 3: 9 Points
- 4: 17 Points

# A.15 I<sup>2</sup>C Address (0xB1)

Bit	15	14	13	12	11	10	9	8
Description	Reserved							
Dit	_	-	_	-		•	4	•
Bit	1	6	5	4	3	2	1	0

> Bit 0-6: 7-bit I<sup>2</sup>C address



## **Contact Information**

	South Africa (Headquarters)	China
Physical Address	1 Bergsig Avenue Paarl 7646 South Africa	Room 501A, Block A T-Share International Centre Taoyuan Road, Nanshan District Shenzhen, Guangdong, PRC
Tel	+27 21 863 0033	+86 755 8303 5294 ext 808
Email	info@azoteq.com	info@azoteq.com
	USA	Taiwan
Physical Address	7000 North Mopac Expressway Suite 200 Austin TX 78731 USA	Xintai 5th Road, Sec. 1 No. 99, 9F-12C Xizhi District 221001 New Taipei City Taiwan
Tel	+1 512 538 1995	+886 932 219 444
Email	info@azoteq.com	info@azoteq.com

#### Visit www.azoteq.com for a list of distributors and worldwide representation.

Patents as listed on www.azoteq.com/patents-trademarks/ may relate to the device or usage of the device.

Azoteq<sup>®</sup>, Crystal Driver<sup>®</sup>, IQ Switch<sup>®</sup>, ProxSense<sup>®</sup>, ProxFusion<sup>®</sup>, LightSense<sup>™</sup>, SwipeSwitch<sup>™</sup>, Dycal<sup>™</sup>, TriggerMax<sup>™</sup>, WearMax<sup>™</sup>, and the the logo are trademarks of Azoteq.

The information in this Datasheet is believed to be accurate at the time of publication. Azoteq uses reasonable effort to maintain the information up-to-date and accurate, but does not warrant the accuracy, completeness or reliability of the information contained herein. All content and information are provided on an "as is" basis only, without any representations or warranties, express or implied, of any kind, including representations about the suitability of these products or information for any purpose. Azoteq disclaims all warranties and conditions with regard to these products and information, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property rights. Azoteq assumes no liability for any damages or injury arising from any use of the information or the product or caused by, without limitation, failure of performance, error, omission, interruption, defect, delay in operation or transmission, even if Azoteq has been advised of the possibility of such damages. The applications mentioned herein are used solely for the purpose of illustration and Azoteq makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Azoteg products are not authorized for use as critical components in life support devices or systems. No licenses to patents are granted, implicitly, express or implied, by estoppel or otherwise, under any intellectual property rights. In the event that any of the abovementioned limitations or exclusions does not apply, it is agreed that Azoteq's total liability for all losses, damages and causes of action (in contract, tort (including without limitation, negligence) or otherwise) will not exceed the amount already paid by the customer for the products. Azoteq reserves the right to alter its products, to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and information, its products, programs and services at any time or to move or discontinue any contents, products, programs or services without prior notification. For the most up-to-date information and binding Terms and Conditions please refer to www.azoteq.com.